Tightly-Coupled Memory (TCM) IP Core

Low-Latency Automatic Selection of the Best Memory Type

Our system is going under maintenance starting April 18, 2025 at 6:00 PM Pacific and ending April 20, 2025 at 4:00 PM Pacific. During this window, the website may not be reachable. For immediate assistance, please contact techsupport@latticesemi.com.

相关产品


Newsletter Subscription

The Tightly-Coupled Memory (TCM) IP ensures low-latency automatic selection of the best memory type for user-selected application. The design is implemented in Verilog HDL.

Resource Utilization details are available in the IP Core User Guide.

Features

  • Configurable as single-port or dual-port memory
  • Core memory can be implemented as EBR , LRAM or Distributed RAM
  • Supports ROM and RAM mode
  • Supports byte enable configurable
  • Supports byte writes when used with compatible hardware

Block Diagram

Tightly-Coupled Memory (TCM) IP Core Block Diagram放大图片

Ordering Information

The Tightly-Coupled Memory IP Core is provided at no additional cost with Lattice Propel Builder.

Documentation

快速参考
标题 编号 版本 日期 格式 文件大小
选择全部
Tightly-Coupled Memory IP - Lattice Propel Builder 2024.2 User Guide
FPGA-IPUG-02270 1.0 12/20/2024 PDF 884.9 KB
Like most websites, we use cookies and similar technologies to enhance your user experience. We also allow third parties to place cookies on our website. By continuing to use this website you consent to the use of cookies as described in our Cookie Policy.

ABOUT LATTICE

SALES

SUPPORT

FOLLOW