PCI Express for Avant FPGAs

Flexible, High-Performance, Easy-to-use Transaction Layer Interface to the PCI Express Bus

Related Products

The Lattice PCIe x8 IP Core provides a flexible, high-performance, easy-to-use Transaction Layer Interface to the PCI Express Bus. Its implementation is a hardened IP with soft logic provided for interface conversion options. The hardened IP is an integration of PHY and Link Layer blocks. The Lattice PCIe x8 IP Core is supported in the Lattice Avant-G and Lattice Avant-X FPGA device family and is available in the Lattice Radiant™ software.

Resource Utilization details are available in the IP Core User Guide.

The Hard IP PHY key features include:

  • Aggregation and bifurcation up to x4 lanes and x8 lanes PHY configuration
  • Data rates of 2.5 Gbps, 5.0 Gbps, 8.0 Gbps, and 16.0 Gbps
  • Selectable parallel data widths such as 8, 16, 32, 64
  • 8b/10b encoding at 2.5 Gbps and 5 Gbps, and 128b/130b encoding at 8 Gbps and 16 Gbps

The Hard IP Link Layer key features include:

  • PCI Express Base Specification Revision 4.0 compliant including compliance with earlier PCI Express Specifications.
  • Backward compatible with PCI Express 3.x, 2.x, 1.x
  • x8 PCI Express Lanes with support for bifurcation. Supported lane configurations:
    • Radiant 2023.2 – 1 × 4, 1 × 2, 1 × 1
    • Radiant 2024.1 and future Radiant releases – 1 × 8, 1 × 4, 1 × 2, 1 × 1
  • 16.0GT/s, 8.0GT/s, 5.0 GT/s, and 2.5 GT/s line rate support

The Soft IP features include:

  • TLP Data Interface
  • AXI4-Stream Data Interface Option
  • LMMI Register Interfaces
  • AXI-L Register Interface

Jump to

Block Diagram

Ordering Information

  Part Number
Device Family Single Seat Perpetual Single Seat Annual
Avant-G PCI-EXP8-AVG-UT
PCI-EXP4-AVG-UT
PCI-EXP2-AVG-UT
PCI-EXP8-AVG-US
PCI-EXP4-AVG-US
PCI-EXP2-AVG-US
Avant-X PCI-EXP8-AVX-UT
PCI-EXP4-AVX-UT
PCI-EXP2-AVX-UT
PCI-EXP8-AVG-US
PCI-EXP4-AVG-US
PCI-EXP2-AVG-US

OPN Reference Guide

PCI-EXP8: covers x1, x2, x4 and x8
PCI-EXP4: covers x1, x2 and x4
PCI-EXP2: covers x1 and x2

Documentation

Quick Reference
Information Resources
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Avant-G/X PCIe Host DMA Driver Software User Guide
FPGA-TN-02405 1.0 4/7/2025 PDF 1023 KB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
PCIe x8 IP Core - User Guide
FPGA-IPUG-02243 1.3 4/7/2025 PDF 5.3 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
PCIe x8 IP Core - Release Notes
FPGA-RN-02061 1.1 4/7/2025 PDF 200.1 KB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.

Like most websites, we use cookies and similar technologies to enhance your user experience. We also allow third parties to place cookies on our website. By continuing to use this website you consent to the use of cookies as described in our Cookie Policy.