The Lattice Internal Flash Controller for MachXO5-NX IP Core has a system bus interface to access the registers. The input bus can be configured through IP attributes, which can be either AHB-Lite or APB interface. This IP also has four sub-blocks: Register Block, Data Buffer, Controller, and Flash Memory.