Soft I2C Master and Slave – Simple Write and Read

Simple demonstration implementing Lattice I2C Reference Designs to do write and read

Our system is going under maintenance starting April 18, 2025 at 6:00 PM Pacific and ending April 20, 2025 at 4:00 PM Pacific. During this window, the website may not be reachable. For immediate assistance, please contact techsupport@latticesemi.com.

Related Products


Newsletter Subscription

Basic I2C Demonstration This demonstration implements an I2C Bus Master in a Lattice MachXO3, communicating with an I2C Slave Peripheral in an iCE40 UltraPlus.

Based on Lattice Reference Designs This demonstration utilizes the Lattice Soft I2C Bus Master and Soft I2C Slave Peripheral Reference Designs, available for download separately – including full source code and documentation.

Configure to match your system’s needs. Use this Demonstration as an example to implement I2C in your FPGA design.

Features

  • Includes source files, and documentation
  • Uses the MachXO3-9400 Development Board (LCMXO3LF-9400C-ASC-B-EVN) and iCE40 UltraPlus Breakout Board (ICE40UP5K-B-EVN)

Jump to

Block Diagram

Soft I2C Master and Slave - Simple Write and Read Block Diagram

Documentation

Quick Reference
Downloads
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Soft I2C Master and Slave Simple Write-Read Demo - Documentation
FPGA-UG-02122 1.0 2/2/2021 ZIP 1.9 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Soft I2C Master and Slave Simple Write-Read Demo - Source Code
FPGA-UG-02122 1.0 2/3/2021 ZIP 1.9 MB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.

Like most websites, we use cookies and similar technologies to enhance your user experience. We also allow third parties to place cookies on our website. By continuing to use this website you consent to the use of cookies as described in our Cookie Policy.

ABOUT LATTICE

SALES

SUPPORT

FOLLOW