FAQ

Article Details

ID: 7234
Case Type: faq
Category: PCIe
Related To:
Family: CertusPro-NX

Search Answer Database

Search Text Image

PCIe for Nexus FPGAs: Why is PCIe IP downgraded to x1 lane even though it is configured as x1 lane?

Description:
This is a potential bug in the GUI setup

Solution:
To workaround the issue, use LMMI to write '1' (configured to max width x1) on bit [18:16] of register 0x20.


ABOUT LATTICE

SALES

SUPPORT

FOLLOW