Lattice Sentry I2C Filter IP Core

Invisible Relay to Protect All Slave Devices Against Malicious Traffic

SMBus Relay with filter (named I2C filter in this page) is designed to function as an invisible relay from the point of view of both Master and Slave devices on the bus. It is meant to be directly attached to the Master port and protect all Slave devices against malicious traffic generated from the Master port based on a whitelist of allowable commands set by the host (such as CPU, FPGA RoT design, and others). The filter IP is the subset of the SMBus protocol. SMBSUS# and SMBALERT# are not supported.


  • Provides four interfaces, namely, AHB Lite, SMBus master, SMBus slave and Interrupt
  • Connected between a single master (Primary) and multiple slave (Secondary) devices
  • Does not violate SMBus protocol and is transparent between the Primary and Secondary device
  • Verifies all the write access against a whitelist of allowable opcodes (SMBus command) set inside the memory.
  • The opcodes in the memory can be initialized and/or written by the host (such as CPU, FPGA RoT design, and others) through the AHB-Lite bus.

Block Diagram


Quick Reference
Select All
Lattice Sentry I2C Filter IP Core – User Guide
FPGA-IPUG-02166 1.2 5/9/2023 PDF 609.7 KB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.