GPIO IP Core

Control for Memory Mapped or APB IO

Related Products


Newsletter Subscription

The Lattice General Purpose Input/Output (GPIO) peripheral Soft IP is a simple IP designed to control GPIOs via Lattice Memory Mapped Interface (LMMI) or Advanced Peripheral Bus Interface (APB). When configured as an input, it can detect the state of a GPIO by reading the state of the associated register. When configured as an output, it takes the value written into the associated register and control the state of the controlled GPIO.

Latest Resource Utilization details are available in the IP Core User Guide.

Features

  • Setting or clearing an output through separate registers to allow parallel control of the output
  • Setting or clearing an output through a single register
  • Separate input and output data and control registers
  • Output register reflects the output driven status
  • Input register reflects the input status

Block Diagram

GPIO Block DiagramExpand Image

GPIO Top Level Block Diagram

Resource Utilization

Nexus Family
LIFCL-40-9BG400I
Configuration Clk Fmax (MHz)* Registers LUTs DSP
Default 200 11 34 0
Number of I/O Lines is 32 200 361 345 0
Number of I/O Lines is 32, and Remove Tri-State Buffer is enabled 200 361 374 0

*Note: Fmax is generated when the FPGA design only contains GPIO IP Core and the target Frequency is 100 MHz. These values may be reduced when user logic is added to the FPGA design

LFD2NX-40-9BG2561I
Configuration Clk Fmax (MHz)* Registers LUTs EBRs
Default 200 20 35 0
Weighted Round robin 200 361 345 0
Number of I/O Lines is 32, and Remove Tri-State Buffer is enabled 200 361 374 0

*Note: Fmax is generated when the FPGA design only contains GPIO IP Core and the target Frequency is 100 MHz. These values may be reduced when user logic is added to the FPGA design.

LFCPNX-100-9LFG672I
Configuration Clk Fmax (MHz)* Registers LUTs EBRs
Default 200 20 35 0
Weighted Round robin 200 361 345 0
Number of I/O Lines is 32, and Remove Tri-State Buffer is enabled 200 361 374 0

*Note: Fmax is generated when the FPGA design only contains GPIO IP Core and the target Frequency is 100 MHz. These values may be reduced when user logic is added to the FPGA design.

Ordering Information

Available for free to use in Lattice Radiant design software.

Documentation

Quick Reference
Information Resources
Downloads
TITLENUMBERVERSIONDATEFORMATSIZE
Select All
GPIO IP Core - User Guide
FPGA-IPUG-020762.46/26/2025PDF600.7 KB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.

TITLENUMBERVERSIONDATEFORMATSIZE
Select All
GPIO IP Core - Release Notes
FPGA-RN-020261.26/26/2026PDF348.5 KB
TITLENUMBERVERSIONDATEFORMATSIZE
Select All
GPIO IP Core
1.03/31/2018IPK86.4 KB
GPIO IP Core User Guide
1.02/21/2018PDF709.1 KB