To achieve 100% timing coverage, you must define the following constraints:
1) create_clock constraint on all your clock ports
2) create_generate_clocks on all nets/pins/ports
3) set_input_delay and set_output_delay on your input and output ports.
Once you have defined the constraints, then you can define your timing exceptions.