Certus-NX Versa Evaluation Board

Connectivity Platform with 5G PCIe, SGMII, DDR3 Memory and 40K Logic Cells

Our system is going under maintenance starting December 9, 2024 at 8:30 AM Pacific and ending December 9, 2024 at 10:30 AM Pacific. During this window, the website may not be reachable. For immediate assistance, please contact techsupport@latticesemi.com.

The Lattice Semiconductor Certus™-NX Versa Evaluation Board allows designers to investigate and experiment with the features of the Certus-NX Field Programmable Gate Array (FPGA). The features of the Certus-NX Versa Evaluation Board can assist engineers with the rapid prototyping and testing of their specific designs.

The Certus-NX Versa Evaluation Board features the Certus-NX FPGA in the 256-ball caBGA package which is built on Lattice Nexus™ FPGA platform using low power 28 nm FD-SOI technology. The board has the ability to expand the usability of the Certus-NX FPGA with DDR3, soft D-PHY, 1Gbps Ethernet and 1x PCIe (Gen2) channel. Easy to use board resources of the jumper, LED indicator, push button and switch are available for user-defined applications.

Connectivity platform with 5G PCIe and SGMII – Enables designers to evaluate connectivity features of the Certus-NX FPGA, including PCI Express (5 Gbps), SGMII (1.25 Gbps), DDR3 memory interface (1066 Mbps x 16 data width) and camera sensor interface (using D-PHY soft IP).

Efficient processing and expandable usability – Features Certus-NX low-power general purpose FPGA with 40K logic cells in a 256-BGA package. Board functions can be expanded via three Digilent Peripheral Module (Pmod™) headers available on the board.

Rapid prototyping and proof-of-concept demos – Assists engineers with rapid prototyping and testing of their Certus-NX designs. Several demos and reference designs targeting this board are available for download from the Lattice Solutions page to speed-up development of PCI Express, SGMII, DDR3, soft error correction (SEC) and soft D-PHY camera interface functions.

Features

  • DDR3/DDR3L memory with 1066Mbps data rate and 16x bits data width
  • PCI Express 2.0 endpoint edge connector (x1 lane), two Gigabit Ethernet ports, DDR3L-18661 memory (MT41K64M16TW-107:J from Micron), quad SPI flash (MT25QU128ABA1ESE-0SIT from Micron), three 12-pin Pmodâ„¢ connectors for expandability, two camera sensors (one using soft D-PHY interface, other using parallel interface)
  • On-board Boot Flash – 128 Mb Serial Peripheral Interface (SPI) Flash, with Quad read feature
  • 1x Gen2 PCIe interface with Gold finger connector and USB-B connection for device programming and Inter-Integrated Circuit (I2C) utility
  • Four input DIP switches, five push buttons, eight status LEDs and one 7-segment LED for customer purposes

Jump to

Kit Contents

  • Certus-NX Versa Evaluation Board pre-loaded with demo design
  • USB-A to USB-B (Mini) Cable for programming FPGA via a PC
  • 12V AC/DC power adapter and international plug adapters
  • Quick Start Guide with Lattice Radiant software download information

Board Photos

Bottom View

Side View

Ordering Information

  • Ordering Part Number: LFD2NX-VERSA-EVN or LFD2NX-VERSA-B-EVN
    Note: LFD2NX-VERSA-B-EVN is the same board, just without the Ethernet feature
  • Click here to find an authorized Lattice distributor near you

Documentation

Quick Reference
Technical Resources
Downloads
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
DDR3 Demo on Certus-NX Versa Evaluation Board - User Guide
FPGA-UG-02148 1.0 2/23/2022 PDF 1 MB
Certus-NX Versa Evalutation Board - Quick Start Guide
QS055 1.0 5/19/2024 PDF 847.7 KB
Certus-NX Versa Evaluation Board - User Guide and Schematics
FPGA-EB-02032 1.2 4/21/2023 PDF 4.1 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Certus-NX Versa Evaluation Board - Schematics
5/2/2023 ZIP 1.5 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Certus-NX Versa Evaluation Board - Complete Design Package
4/21/2023 ZIP 321.5 MB
Certus-NX Versa Evaluation Board PCIe Basic Demo for Windows - Source Code
12/18/2023 ZIP 325 MB
Certus-NX Versa Evaluation Board PCIe Basic Demo for Linux - Source Code
12/18/2023 ZIP 439 MB
Certus-NX Versa Evaluation Board Default Demo - Source Code
3/20/2023 ZIP 122.1 MB
Certus-NX Versa Evaluation Board - Gerber Files
3/20/2023 RAR 1.1 MB
Certus-NX Versa Evaluation Board - BOM
3/20/2023 XLSX 35.7 KB
Certus-NX Versa Evaluation Board - Layout
3/20/2023 BRD 17.2 MB
DDR3 Demo on Certus-NX Versa Evaluation Board - Bitstream
3/20/2023 BIT 792.5 KB
Certus-NX Versa Evaluation Board Default Demo - Bitstream
3/20/2023 BIT 795.9 KB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.

Support

Technical Support

Need Help? We're Here to Assist You

Quality & Reliability

Reference Material to Help Answer Your Questions