The Lattice Semiconductor 5G Ethernet IP core supports the ability to transmit and receive data between a host processor and an Ethernet network. The 5G IP core consists of the 10-Gigabit Media Independent Interface (XGMII), which connects media access controllers (MACs) and Physical Layer devices (PHYs). The main function of the 5Gb MAC is to ensure that the media access rules specified in the IEEE 802.3 standards are met while transmitting a frame of data over an Ethernet.
Resource Utilization details are available in the IP Core User Guide