I2C Target IP Core

Configurable I2C Target IP for Flexible Device Addressing

Related Products

Related Applications

Lattice Semiconductor general-purpose I2C Target IP provides device addressing, read/write operation and an acknowledgement mechanism. The programmable nature of FPGA provides you with the flexibility of configuring the I2C Target device to any legal Target address, thus, avoiding a potential Target address collision on an I2C bus with multiple Target devices.

Latest Resource Utilization details are available in the IP Core User Guide.

Features

  • Supports 7-bit and 10-bit Addressing Mode.
  • Supports the following bus speeds:
    • Standard-mode (Sm) – up to 100 kbit/s
    • Fast-mode (Fm) – up to 400 kbit/s
    • Fast-mode Plus (Fm+) – up to 1 Mbit/s
  • Supports Clock stretching
  • Configurable ACK/NACK response on address and data phases
  • Integrated Pull-up and Glitch Filter

Block Diagram

I2C Target IP Core Block DiagramExpand Image

Documentation

Quick Reference
Information Resources
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
I2C Target IP Core - User Guide
FPGA-IPUG-02072 2.2 12/11/2025 PDF 988.3 KB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
I2C Target IP Core - Release Notes
FPGA-RN-02028 1.2 12/11/2025 PDF 288.7 KB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.

ABOUT LATTICE

SALES

SUPPORT

FOLLOW