



I2C Target IP

IP Version: v2.6.0

Release Notes

FPGA-RN-02028-1.3

June 2026

Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUNDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

Inclusive Language

This document was created consistent with Lattice Semiconductor's inclusive language policy. In some cases, the language in underlying tools and other items may not yet have been updated. Please refer to Lattice's inclusive language [FAQ 6878](#) for a cross reference of terms. Note in some cases such as register names and state names it has been necessary to continue to utilize older terminology for compatibility.

Contents

Contents 3

1. Introduction 4

 I2C Target IP v2.6.0 4

 I2C Target IP v2.5.0 4

 Corrections to Previous Release Notes..... 4

 I2C Target IP v2.4.0 4

 I2C Target IP v2.3.0 4

 I2C Target IP Earlier Versions..... 4

References 6

Technical Support Assistance 7

1. Introduction

This document contains the Release Notes for the I2C Target IP. For specific details about the IP, refer to the following:

- [I2C Target IP User Guide \(FPGA-IPUG-02072\)](#)

I2C Target IP v2.6.0

Software	Software Version	Summary of Changes
Lattice Radiant Lattice Propel Builder	2026.1	Enabled programming of the ACK/NACK response during clock stretching.

I2C Target IP v2.5.0

Software	Software Version	Summary of Changes
Lattice Radiant Lattice Propel Builder	2025.2	Added support for MachXO4 devices.

Corrections to Previous Release Notes

- All IP versions listed below are supported by the Lattice Propel Builder software.

I2C Target IP v2.4.0

Software	Software Version	Summary of Changes
Lattice Radiant	2025.1	Fixed the Receive Address Interrupt assertion.

I2C Target IP v2.3.0

Software	Software Version	Summary of Changes
Lattice Radiant	2024.2	• Added support for Lattice Certus-N2 devices. • Added the LFD2NX-9 and LFD2NX-28 devices to supported devices. • Added STOP Condition Detected Interrupt Assertion attribute.

I2C Target IP Earlier Versions

IP Version	Summary of Changes
2.1.1	Updated the driver file version.
2.1.0	• Added the I2C SDA Register Depth attribute. • Updated the driver for register mapping and I2C Rx FIFO read.
2.0.0	Updated the terminologies to use <i>controller</i> and <i>target</i> .
1.4.1	Added the version number, improved code comments, and replaced arbitrary return values in the driver files.
1.4.0	Added support for Lattice Avant devices.
1.3.0	Modified <i>metadata.xml</i> to change the minimum value of <i>Tx/Rx_FIFO_Almost_Full/Empty_Flag</i> to 1.
1.2.0	Added support for MachXO5-NX devices.
1.1.0	Added support for CertusPro-NX devices.
1.0.3	• Reduced the read latency from 2 clock cycles to 1 clock cycle. • Added support for Certus-NX devices.
1.0.2	Updated the IP for Radiant 2.0 Service Pack 1.

IP Version	Summary of Changes
1.0.1	Initial release.
1.0.0	Preliminary release.

References

- [I2C Target IP User Guide \(FPGA-IPUG-02072\)](#)
- [Avant-E](#) web page
- [Avant-G](#) web page
- [Avant-X](#) web page
- [Certus-N2](#) web page
- [Certus-NX](#) web page
- [CertusPro-NX](#) web page
- [CrossLink-NX](#) web page
- [MachXO4](#) web page
- [MachXO5-NX](#) web page
- [I2C Target IP Core](#) web page
- [Lattice Propel Design Environment](#) web page
- [Lattice Radiant Software](#) web page
- [Lattice Solutions IP Cores](#) web page
- [Lattice Solutions Reference Designs](#) web page
- [Lattice Insights](#) web page for Lattice Semiconductor training courses and learning plans

Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport.

For frequently asked questions, refer to the Lattice Answer Database at www.latticesemi.com/Support/AnswerDatabase.



www.latticesemi.com