JESD204A IP Core

JEDEC Standard No. 204A (JESD204A) describes a serialized interface between data converters and logic devices. It contains the information necessary to allow designers to implement devices which can communicate with other devices that are compliant with the standard. Lattice’s JESD204A IP Core offerings support both an Rx core (ADC to FPGA direction) and/or a Tx core (FPGA to DAC direction). The Rx and Tx cores can each be generated separately and with different parameters.


  • Compliant with JEDEC Standard No. 204A (JESD204A) April 2008
  • Rx core performs lane alignment buffering / detection / monitoring and correction
  • Rx core performs frame alignment detection / monitoring and octet reconstruction
  • Rx core performs user-enabled descrambling
  • Rx core recovers link configuration parameters during initial lane synchronization and compares them to userselected parameters to generate a configuration mismatch error
  • Tx core performs user-enabled scrambling
  • Tx core generates initial lane alignment sequence
  • Tx core performs alignment character generation
  • Tx core sources link configuration data with user selected parameter values during initial lane synchronization sequence

Jump to

Block Diagram

Performance and Size

Configuration SLICEs LUTs Registers EBRs fMAX (MHz)
Config 1 - Rx 780 1012 761 0 1252
Config 2 - Tx 337 483 342 0 1252

1. Performance and utilization data target an LFE3-70EA-6FN672C device using Lattice Diamond 1.1 and Synplify Pro for Lattice D-2010.03LSP1 software. Performance may vary when using a different software version or targeting a different device density or speed grade within the LatticeECP3 family.
2. Fmax shown is for 2-lane configuration operating at 2.5 Gbaud using a -6 speed grade device. Higher line rates may require faster speed grades.

Ordering Information

Family Part Number
LatticeECP3 JESD-204A-E3-U

IP Version: 1.1.

Purchase: To find out how to purchase the IP Core, please contact your local Lattice Sales Office.


Quick Reference
Information Resources
JESD204A IP Core
IPUG91 01.3 12/2/2010 PDF 1.5 MB
IPexpress Quick Start Guide
8/5/2010 PDF 304.8 KB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.

Like most websites, we use cookies and similar technologies to enhance your user experience. We also allow third parties to place cookies on our website. By continuing to use this website you consent to the use of cookies as described in our Cookie Policy.