Even if GSR/LSR are not used in RTL, GSR is always used during bitstream download to reset flip flops up to the point when download is complete.
So the state of a register's Q output is 0 at powerup. This assumes that clock input to the register is at steady state logic low.