Search the Lattice Website

Share This Result >

Narrow Your Results

Categories
Product Family
Document Type
Clear All
  • PCI Express Demos for the ECP5 PCI Express Development Board User’s Guide

    Document

    PCI Express Demos for the ECP5 PCI Express Development Board User’s Guide

    Using a web browser, go to the ECP5 PCI Express Board Setup (Windows) page, and download the Windows setup.exe file: DK-ECP5-PCIE-setup.exe. 2. Double-click on the DK-ECP5-PCIE-setup.exe file. 3. If the Install Program as Other User dialog appears, choose to install as the current user if you…
  • ECP5 PCI Express Development Kit Quick Start Guide

    Document

    ECP5 PCI Express Development Kit Quick Start Guide

    To run the PCI Express Basic Demo, go to C:\Lattice_DevKits\KD-ECP5-PCIE-010\ Demonstration\PCIeBasic\, run PCIeBasic. bat. 2. The 14-Segment Control window in the demo allows interactive control of the LEDs display on the board.
  • ECP5 Evaluation Board

    Board

    ECP5 Evaluation Board

    Evaluation and development for ECP5-5G FPGA - 85K LUTs. Includes generous IO access and easy expansion to PMOD, Arduino, RaspberryPI, SERDES interface and more
  • Information Regarding Chemical Substances

    Document

    Information Regarding Chemical Substances

    Q Greenhouse gas (HFCs, PFCs, SF6) - Halogenated benzenes - Halogenated dioxins and furans See Table 7 Halogenated diphenyl ethers - Halogenated hydrocarbons See Table 7 Halogenated naphthalenes - Halons See Table 1 Heptachlor 76-44-8 Hexabromobiphenyl (HBB) 36355-01-8…
  • ECP5 Versa Development Kit

    Board

    ECP5 Versa Development Kit

    Evaluate and develop for key connectivity features of the ECP5 FPGA, including PCI Express, Gigabit Ethernet, DDR3 and generic SERDES, includes numerous demos.
  • ECP5 / ECP5-5G

    Webpage

    ECP5 / ECP5-5G

    With a focus on compact, high volume applications, Lattice optimized ECP5 for low cost, small form factor and low power consumption. These characteristics make ECP5 ideal for delivering programmable connectivity to complement ASICs and ASSPs.
  • ECP5 PCI Express Development Kit

    Board

    ECP5 PCI Express Development Kit

    No longer available - for reference only. Enables rapid evaluation of PCI Express technology on low cost ECP5 FPGA platform.
  • REACH Compliance Letter

    Document

    REACH Compliance Letter

    Pigment Red 104) 12656-85-8 1/13/2010 25 Lead sulfochromate yellow (C.I. Pigment Yellow 34) 1344-37-2 1/13/2010 26 Pitch, coal tar, high temp. 65996-93-2 1/13/2010 27 Tris(2-chloroethyl)phosphate 115-96-8 1/13/2010 28 Acrylamide 79-06-1 3/30/2010 29 Ammonium dichromate 7789-09-5 6
  • 7:1 LVDS Video Interface for MachXO2/3 and ECP5

    Reference Design

    7:1 LVDS Video Interface for MachXO2/3 and ECP5

    Implements standard 7:1 LVDS interfaces using the FPGA I/O structure
  • Basic ECP5 Dev Board by Matt Venn

    Reference Design

    Basic ECP5 Dev Board by Matt Venn

    This is a basic ECP5 evaluation board, with a Raspberry Pi - compatible header. Source files and test patterns are available at github.
  • Part Number Reference - ECP5 Family

    Webpage

    Part Number Reference - ECP5 Family

    Get the part number description/reference guide for the ECP5 family here.
  • ECP5/ECP5-5G: What is the tolerable amount of overshoot/undershoot for ECP5 I/Os?

    FAQ

    ECP5/ECP5-5G: What is the tolerable amount of overshoot/undershoot for ECP5 I/Os?

    ECP5 I/Os operates at VCCIOmax of 3.465V with an additional overshoot/undershoot tolerance of +/-180mV for junction temperature at 100degC and +/- 100mV for junction temperature of 125degC without reliability hazard.
  • Lattice Semiconductor Enables Rapid Prototyping of Smart Connectivity Designs with ECP5 Versa Development Kit

    Webpage

    Lattice Semiconductor Enables Rapid Prototyping of Smart Connectivity Designs with ECP5 Versa Development Kit

    Promotional Offer Now Available for New ECP5™ Versa Development Kit and Lattice Diamond® Software
  • Lattice Breaks the Rules with ECP5 FPGA Family for High-Volume Small-Cell, Microserver, Broadband Access & Video Applications

    Webpage

    Lattice Breaks the Rules with ECP5 FPGA Family for High-Volume Small-Cell, Microserver, Broadband Access & Video Applications

    New family combines 40% lower-cost, 30% lower power and 2X functional density in the smallest package to meet the unique needs of fast growing high-volume markets
  • Lattice ECP5 : What is the VSSIO used for in the pinout file of ECP5?

    FAQ

    Lattice ECP5 : What is the VSSIO used for in the pinout file of ECP5?

    Description:The VSSIO is the system ground or the ground reference voltage pin of the I/O pins. You can connect the VSSIO to the GND pin.
  • IO for ECP5/ECP5-5G\u200B: Does ECP5 have a dedicated reset IO?

    FAQ

    IO for ECP5/ECP5-5G\u200B: Does ECP5 have a dedicated reset IO?

    ECP5 can utilize any GPIO as reset on their design, In order to utilize a dedicated routing for the reset, users may use the GSR (Global Set/Reset IO) resource. The primitive can be utilized either through inference or design instantiation. If it is utilized through inference, the tool will select…
  • ECP5/ECP5-5G: What is ECP5 AES Key Serialization mean in technical level?

    FAQ

    ECP5/ECP5-5G: What is ECP5 AES Key Serialization mean in technical level?

    Lattice is following the AES Standard (FIPS197) for Key Serialization in ECP5.
  • ECP5: Does the ECP5 IBIS model support Keysight

    FAQ

    ECP5: Does the ECP5 IBIS model support Keysight's ADS tool?

    Yes, the device supports Keysight's ADS for the ECP5 IBIS model.
  • ispXPGA

    Webpage

    ispXPGA

    This is a mature and discontinued device. View documentation and downloads available for this product.
  • Page 1 of 24
    First Previous
    1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
    Next Last