TSEMAC & SGMII Reference Design

Implements 1G/100M/10M Ethernet Application using a TSEMAC with SGMII PCS IP Core

Related Products

​​The Lattice Semiconductor Tri-Speed Ethernet Media Access Control (TSEMAC) IP core supports the ability to transmit and receive data between a host processor and an Ethernet network. The main function of the TSEMAC IP core is to make sure that the media access rules specified in the IEEE 802.3 standards are met while transmitting a frame of data over the Ethernet. On the receive side, the TSEMAC IP core extracts the different components of a frame and transfers them to higher applications through an AXI4-Stream interface. The SGMII PCS IP core provides GMII interface to the MAC and follows the Ethernet frame standard. It supports 8-bit of data and 8-bit of control signals for both transmit and receive path.

This reference design demonstrates an example of 1G/100M/10M Ethernet application using a TSEMAC IP core with a SGMII PCS IP core in loopback mode. A simple Ethernet packet generator is included to generate Ethernet packets to be transmitted on the transmitter (TX) and compare them with the received packets from the receiver (RX).

Features

  • Tri-Speed Ethernet Media Access Controller (TSEMAC):
    • Compliant to IEEE 802.3-2005 standard
    • Full- and half-duplex operation in 10/100 mode
    • Host control interface configurable to either APB, AHB-Lite, or AXI4-Lite
  • Serial Gigabit Media Independent Interface (SGMII):
    • PCS functions for IEEE 802.3z (1000BASE-X)
    • Dynamic selection of SGMII/1000BASE-X PCS operation
    • Easy Connect option for seamless integration with Lattice Semiconductor's Tri-Speed Ethernet MAC (TSMAC) IP core
  • Ethernet packet generator to generate and compare packets
  • Supports operation speeds of 1 Gbps, 100 Mbps and 10 Mbps
  • Devices including CertusPro-NX and CrossLink-NX are supported

Block Diagram

Resource Utilization

Device Family Language Speed Grade Utilization (LUTs) fMAX (MHz) I/O Architecture Resources
CertusPro™-NX1 Verilog -9 3492 >125 17 1 PLLs, 1 ECLKDIV
CrossLink™-NX1 Verilog -8 3490 >125 15 1 PLLs, 1 ECLKDIV

1. Performance and utilization characteristics are generated using LFCPNX-100-9LFG672C and LIFCL-40-8BG400C with the Lattice Radiant™ software version 2023.2 and Lattice Synthesis Engine (LSE).

Note: Note: The maximum clock frequency is obtained by running the timing analysis with the Lattice design software. Timing simulation must run after any changes are made and the reference design is merged with the overall design.

Documentation

Technical Resources
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
CrossLink-NX TSEMAC & SGMII Reference Design - Source Code
10/16/2024 ZIP 26.5 MB
CertusPro-NX TSEMAC & SGMII Reference Design - Source Code
10/16/2024 ZIP 24.9 MB
TSEMAC & SGMII Reference Design - User Guide
FPGA-RD-02271 1.3 10/16/2024 PDF 4.7 MB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.

Like most websites, we use cookies and similar technologies to enhance your user experience. We also allow third parties to place cookies on our website. By continuing to use this website you consent to the use of cookies as described in our Cookie Policy.