Lattice QSPI to NXP MPU Interface Reference Design

NXP i.MX 93 MPU to Lattice ECP5 FlexSPI Low-latency Interface Solution

Related Products

Lattice Semiconductor and NXP have collaborated to deliver this reference design, complete with source code, to end customers. This solution is designed to facilitate the implementation of FlexSPI communication and to expedite deployment using the Lattice ECP5 Evaluation Board. The i.MX 93 processor enables high-performance, low-latency communication with FPGA/CPLD devices via FlexSPI interfaces.

Features

  • Supports 1/2/4/8 bidirectional data lines
  • Supports SDR/DDR at maximum of 200MHz
  • Simple timing implementation at FPGA/CPLD

NXP and Lattice

Block Diagram

Ordering Information

Documentation

Technical Resources
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Lattice QSPI to NXP MPU Interface Reference Design - Source Code
2/11/2025 ZIP 130.3 KB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.