During the holiday period (Dec 24 – Jan 4), response times from our Global Support Team may be longer than usual.

Article Details

ID: 3051
Case Type: faq
Category: Lattice IP/Reference Design
Related To: Tri-Speed Ethernet MAC
Family: All FPGA

Search Answer Database

Search Text Image

LatticeECP5: When the packet size is larger than the value defined in Maximum Packet Size register, can Tri-speed MAC block still work?

Yes, when the received frame length exceeds the max_frame_len register setting, the Receiver of Tri-speed MAC block can still receive the frame correctly. But need to set the flag of rx_stat_vector[31], indicating it's a long frame, and there is no other difference from normal frame.