10Gb+ Ethernet MAC

Related Products


Newsletter Subscription

The 10Gb+ Ethernet Media Access Controller (MAC) transmits and receives data between a host processor and an Ethernet network. The main function of the 10Gb+ Ethernet MAC is to ensure that the Media Access rules specified in the IEEE802.3ae standard are met while transmitting a frame of data over Ethernet. On the receive side, the Ethernet MAC extracts the different components of a frame and transfers them to higher applications through a FIFO interface.

Features

  • Compliant to IEEE 802.3-2005 standard, successfully passed University of New Hampshire InterOperability Laboratory (UNH-IOL) 10GbE MAC hardware tests
  • Supports standard 10Gbps Ethernet link layer data rate
  • Supports rates up to 12Gbps by over-clocking
  • 64-bit wide internal data path operating at 156.25MHz to 187.5MHz
  • XGMII interface to the PHY layer (using IODDR external to the core)
  • XAUI interface to the PHY layer (using PCS/SERDES external to the core)
  • Simple FIFO interface with user's application
  • Optional Multicast address filtering
  • Transmit and receive statistics vector
  • Optional statistics counters of length from 16 to 40 bits for all devices (statistic counters are external to the core)
  • Programmable Inter Frame Gap
  • Supports:
      • Full duplex operation
      • Flow control using PAUSE frames
      • VLAN tagged frames
      • Automatic padding of short frames
      • Optional FCS generation during transmission
      • Optional FCS stripping during reception
      • Jumbo frames up to 16k
      • Inter frame Stretch Mode during transmission
      • Deficit Idle Count

Data rates up to 12Gbps are supported by increasing the 10 Gb+ Ethernet MAC system clock rate from the standard frequency of 156.25MHz used for processing 10Gbps data up to frequencies as high as 187.50MHz.

Jump to

Block Diagram

10Gb+ Ethernet MACExpand Image

Performance and Size

ECP51,2
Mode SLICEs LUTs Registers sysMEM EBRs fMAX (MHz)
Multicast Address Filtering 2796 4085 2696 4 152.25

1. Performance and utilization data are generated using an LFE5UM-85F-8FBG756CES device with Lattice’s Diamond 3.4. Performance may vary when using a different software version or targeting a different device density or speed grade within the ECP5 family.
2. The 10 Gb Ethernet MAC core itself does not use any external pins. However, in an application the core is used together IODDR and I/O Buffers integrated in the ECP5 series FPGA. Thus the application implementing the 10 Gb Ethernet MAC will utilize I/O pins.

LatticeECP31,2
Mode SLICEs LUTs Registers sysMEM EBRs fMAX (MHz)
Multicast Address Filtering 3190 4681 2814 4 156.25

1. Performance and utilization data are generated using an LFE3-150EA-8FN1156C device with Lattice’s Diamond 3.4. Performance may vary when using a different software version or targeting a different device density or speed grade within the LatticeECP3 family.
2. The 10 Gb Ethernet MAC core itself does not use any external pins. However, in an application the core is used together IODDR and I/O Buffers integrated in the LatticeECP3 series FPGA. Thus the application implementing the 10 Gb Ethernet MAC will utilize I/O pins.

LatticeECP2M/S1,2
Mode SLICEs LUTs Registers sysMEM EBRs fMAX (MHz)
Multicast Address Filtering 3153 4370 2777 4 181

1. Performance and utilization data are generated using an LFE2M35E-7F672C device with Lattice’s Diamond 1.1 software with Synplify Pro D-2010.03L-SP1 synthesis. Performance may vary when using a different software version or targeting a different device density or speed grade within the LatticeECP2M/S family.
2. The 10 Gb+ Ethernet MAC core itself does not use any external pins. However, in an application the core is used together IODDR and I/O Buffers integrated in the LatticeECP2M series FPGA. Thus the application implementing the 10 Gb+ Ethernet MAC specification will utilize I/O pins.

LatticeECP2/S1,2
Mode SLICEs LUTs Registers sysMEM EBRs fMAX (MHz)
Multicast Address Filtering 3153 4022 2777 4 170

1. Performance and utilization data are generated using an LFE2-35E-7F672C device with Lattice’s Diamond 1.1 software with Synplify Pro D-2010.03L-SP1 synthesis. Performance may vary when using a different software version or targeting a different device density or speed grade within the LatticeECP2/S family.
2. The 10 Gb+ Ethernet MAC core itself does not use any external pins. However, in an application the core is used together IODDR and I/O Buffers integrated in the LatticeECP2 series FPGA. Thus the application implementing the 10 Gb+ Ethernet MAC specification will utilize I/O pins.

LatticeSC/M1,2
Mode SLICEs LUTs Registers sysMEM EBRs fMAX (MHz)
Multicast Address Filtering 2961 4370 2764 4 205

1. Performance and utilization data are generated using an LFSC3GA25E-5F900C device with Lattice’s Diamond 1.1 software with Synplify Pro D-2010.03L-SP1 synthesis. Performance may vary when using a different software version or targeting a different device density or speed grade within the LatticeSC family.
2. The 10 Gb+ Ethernet MAC core itself does not use any external pins. However, in an application the core is used together IODDR and I/O Buffers integrated in the LatticeSC series FPGA. Thus the application implementing the 10 Gb+ Ethernet MAC specification will utilize I/O pins.

Ordering Information

Family License Type Ordering Part Number
CertusPro-NX Single Design ETHER-10G-CPNX-U
Multi-Site ETHER-10G-CPNX-UT
ECP5UM, ECP5UM5G Single Design ETHER-10G-E5-U
Multi-Site ETHER-10G-E5-UT
1-Yr Subscription ETHER-10G-E5-US
LatticeECP3 Single Design ETHER-10G-E3-U4
Multi-Site ETHER-10G-E3-UT4
1-Yr Subscription ETHER-10G-E3-US
LatticeECP2 Single Design ETHER-10G-P2-U4
Multi-Site ETHER-10G-P2-UT4
LatticeECP2M Single Design ETHER-10G-PM-U4
Multi-Site ETHER-10G-PM-UT4
LatticeSC/M Single Design ETHER-10G-SC-U4
Multi-Site ETHER-10G-SC-UT4

IP Version: 4.3

Evaluate: To download a full evaluation version of this IP, go to the IPexpress tool and click the IP Server button in the toolbar. All LatticeCORE IP cores and modules available for download will be visible. For more information on viewing/downloading IP please read the IP Express Quick Start Guide.

Purchase: To find out how to purchase the IP Core, please contact your local Lattice Sales Office.

Documentation

Quick Reference
Information Resources
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
LatticeECP3 and Marvell 10 Gbps Physical/MAC Layer Interoperability
TN1219 1.0 7/26/2010 PDF 1.4 MB
LatticeECP3 and Broadcom 10 Gbps Physical/MAC Layer Interoperability
TN1218 1.1 2/13/2012 PDF 3.5 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
LatticeECP3 and Marvell 10 Gbps Physical/MAC Layer Interoperability
TN1219 1.0 7/26/2010 PDF 1.4 MB
LatticeECP3 and Broadcom 10 Gbps Physical/MAC Layer Interoperability
TN1218 1.1 2/13/2012 PDF 3.5 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
10Gb+ Ethernet MAC User Guide
10Gb Ethernet MAC 		IPUG39 02.9 12/28/2010 PDF 864.1 KB
LatticeECP3 and ECP5 10Gb Ethernet MAC IP Core UserGuide
10GB Ethernet MAC 		IPUG114 1.0 4/24/2015 PDF 4.2 MB
10 Gb Ethernet MAC IP Core - Lattice Radiant Software
FPGA-IPUG-02162 1.1 12/1/2021 PDF 1.3 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
IPexpress Quick Start Guide
8/5/2010 PDF 304.8 KB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.

About Us

Sales

Support

 
 
 
 
 
Lattice QR code