GHRD/GSRD Reference Design

A Collection of Hardware and Software for Developing Various Applications

The Golden System Reference Design (GSRD) and the Golden Hardware Reference Design (GHRD) comprise a collection of software and hardware components for developing various applications using the Lattice FPGA.

The Golden System Reference Design (GSRD) is a thoroughly tested known good design showcasing a system using FPGA based RISC-V soft CPU, intended to be used as a baseline project.

The GSRD is comprised of the following components:

  • Golden Hardware Reference Design (GHRD)
  • Reference RISC-V soft CPU software including:

Golden Hardware Reference design (GHRD) is a hardware reference design that FPGA designers can use as a base starting point to create their own FPGA hardware design. It consists of key hardware building blocks like the RISC-V soft CPU, Flash controller, Scatter-Gather Direct Memory Access Controller and industry standard AXI4 interconnect.

Features

  • Support RISC-V RX Soft CPU and AXI4 Interconnect
  • QSPI Flash Controller and on-chip System Memory
  • ABP connected UART, GPIO and LED output
  • Memory Controller with LPDDR4 support
  • RGMII/SGMII Gigabit Ethernet interface and SGDMA data transfer IP

To learn more about this product design and request the complete source code, click here to contact us.

Jump to

Block Diagram

GHRD/GSRD Reference Design and Demo version 2.0 block diagram for CertusPro-NX​

GHRD/GSRD Reference Design and Demo version 1.0 block diagram for CertusPro-NX​

Release Version

GHRD/GSRD Name GHRD/GSRD Version Supported FPGA Family Supported FPGA Board Name Lattice Radiant Software Version Lattice Propel Design Environment Version U-boot Branch (Tag)
Golden System Reference Design for CertusPro-NX 2.0 CertusPro-NX CertusPro-NX Versa Board 2024.1.1 2024.1 Branch = lattice_v2024.04
Tag = lattice_gsrd_2024_01
Golden System Reference Design for CertusPro-NX 1.0 CertusPro-NX CertusPro-NX Versa Board 2023.2 2023.2 -

* The flash device on CertusPro-NX Versa Board is a Winbond W25Q512JVEIQ or Macronix MX25L51245G.
* The CertusPro-NX Golden System Reference Design and Demo V2.0 – Bitstream can be programmed to Winbond W25Q512JVEIQ flash only.
* Refer to FAQ#7540 for guidance to update the bitstream based on the flash manufacturer on your CertusPro-NX Versa Board.

Documentation

Technical Resources
Downloads
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
CertusPro-NX Golden System Reference Design and Demo V2.0 - User Guide​
FPGA-RD-02300 1.0 10/28/2024 PDF 6.7 MB
​CertusPro-NX Golden System Reference Design V1.0 - User Guide​
FPGA-RD-02283 1.1 5/23/2024 PDF 1.7 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Propel 2023.2 Patch for CertusPro-NX Golden System Reference Design​
1.0 2/7/2024 ZIP 62.4 MB
Propel 2024.1 Patch for CertusPro-NX Golden System Reference Design​
1.0 10/28/2024 ZIP 48.2 MB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.