Closed Loop Power Supply Trimming

Related Products

Reference Design LogoEnhanced closed-Loop trim expands the on-chip hardware trim engine by providing the ability to set trim targets in real-time through either an I2C or SPI serial interface, as well as the new feature of being able to select individual channels for trimming operations. In addition, this reference design provides the option of supporting up to two VID trim channels, where up to 16 distinct trim targets per supply can be dynamically selected through a 4-bit binary code.

Features

  • Monitor and control different power supplies using Platform Manager trim cell outputs
  • Improve supply precision to <1.0% output error
  • Set to pre-determined output levels for test or to control device supply voltage modes

Jump to

Block Diagram

Closed Loop Power Supply Trimming

Performance and Size

Tested Devices* FPGA
LUTs		 FPGA
Slices		 CPLD
Macrocells		 CPLD
Product Terms		 VMONs I/Os Timers HVOUTs Revision
LPTM10-12107 507 254 - - (note 1.) 6 - - 1.0

1. While this design reads VMON voltages, it does not prevent the VMON inputs from being used by the CPLD logic.

* May work in other devices as well.

Note: The performance and design sizes shown above are estimates only. The actual results may vary depending upon the chosen parameters, timing constraints, and device implementation. See the design's documentation for details. All coding and design work was done on a PC platform unless noted otherwise.

Documentation

Technical Resources
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Closed Loop Power Supply Trimming Source Code
RD1078 1.0 12/6/2010 ZIP 269.4 KB
Closed Loop Power Supply Trimming Documentation
RD1078 1.0 12/6/2010 PDF 278.2 KB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.

ABOUT LATTICE

SALES

SUPPORT

FOLLOW