To avoid any simulation inaccuracy, use a simulation resolution limit of "10fs" or "100fs".
This is a simulation limitation when using "1ps" that would lead to an offset on the clock output period.
This is not applicable if the VCO period is non-terminating numbers. See IPUG for the details of the model limitation.