HiGig Ethernet MAC IP Core

Compliant to the Broadcom HiGig and HiGig2 Protocol Definitions


Newsletter Subscription

This IP has been archived and is no longer supported by Lattice tools. The information provided on this page is for reference purposes only.

The HiGig™ MAC transmits and receives data between a host processor and a HiGig™ / Ethernet network that enables networking customers to add features like quality of service (QoS), port trunking, mirroring across devices, and link aggregation at higher layers of the OSI network model. The HiGig™ MAC ensures that the Media Access rules specified in the 802.3ae IEEE standard and HiGig™ Protocol definitions are met while transmitting a frame of data over Ethernet. On the receive side, it extracts the different components of a frame and transfers them to higher applications through a FIFO interface.

Allows the Configuration of the IP and Generation of a Netlist and Simulation File - The HiGig™ / Ethernet MAC IP core is a user-configurable IP core, which allows the configuration of the IP and generation of a netlist and simulation file for use in designs. Please note that generating a bitstream may be prevented or the bitstream may have time logic present unless a license for the IP is purchased. The HiGig™ MAC IP core from Lattice supports the LatticeECP3 and LatticeSC/M FPGA families.

Trademarks of Broadcom Corporation - HiGig™, HiGig2™ are trademarks of Broadcom Corporation. For more details please click here.

Features

  • Compliant to the Broadcom HiGig and HiGig2 Protocol Definitions
  • 64-bit wide internal data path operating at a maximum frequency of 187.5 MHz (LatticeECP3 maximum 156 MHz)
  • XGMII interface to the PHY layer (using IODDR external to the core)
  • XAUI interface to the PHY layer (using PCS/SERDES external to the core)
  • Simple FIFO interface with user’s application

Jump to

Block Diagram

HiGig Ethernet MAC

Performance and Size

LatticeECP3 FPGA Family

HiGig2 Results for LatticeECP31
Mode SLICEs LUTs Registers External Pins2 sysMEM EBRs fMAX (MHz)
With Multicast Address Filtering and 16-bit Statistics Counters 3624 4706 3386 83 4 157

1. Performance and utilization data are generated using an LFE3-35EA-7FN672CES device with Lattice Diamond 1.1 software. Performance may vary when using a different software version or targeting a different device density or speed grade within the LatticeECP3 family.
2. The HiGig Ethernet MAC IP core itself does not use any external pins. However, in an application the core is used together IODDR and I/O Buffers integrated in the LatticeECP3 series FPGA. Thus the application implementing the HiGig MAC specification will utilize I/O pins.

HiGig Results for LatticeECP31
Mode SLICEs LUTs Registers External Pins2 sysMEM EBRs fMAX (MHz)
With Multicast Address Filtering and 16-bit Statistics Counters 3280 4135 3121 78 4 158

1. Performance and utilization data are generated using an LFE3-35EA-7FN672CES device with Lattice Diamond 1.1 software. Performance may vary when using a different software version or targeting a different device density or speed grade within the LatticeECP3 family.
2. The HiGig Ethernet MAC IP core itself does not use any external pins. However, in an application the core is used together IODDR and I/O Buffers integrated in the LatticeECP3 series FPGA. Thus the application implementing the HiGig MAC specification will utilize I/O pins.

LatticeSC/M FPGA Family

HiGig2 Results for LatticeSC/M1
Mode SLICEs LUTs Registers External Pins2 sysMEM EBRs fMAX (MHz)
With Multicast Address Filtering and 16-bit Statistics Counters 3417 4879 3380 83 4 206

1. Performance and utilization data are generated using an LFSCM3GA25EP1-5F900C device with Lattice Diamond 1.1 software. Performance may vary when using a different software version or targeting a different device density or speed grade within the LatticeSCM family.
2. The HiGig2 Ethernet MAC IP core itself does not use any external pins. However, in an application the core is used together IODDR and I/O Buffers integrated in the LatticeSCM series FPGA. Thus the application implementing the HiGig2 MAC specification will utilize I/O pins.

HiGig Results for LatticeSC/M1
Mode SLICEs LUTs Registers External Pins2 sysMEM EBRs fMAX (MHz)
With Multicast Address Filtering and 16-bit Statistics Counters 2995 4188 3062 78 4 204

1. Performance and utilization data are generated using an LFSCM3GA25EP1-5F900C device with Lattice Diamond 1.1 software. Performance may vary when using a different software version or targeting a different device density or speed grade within the LatticeSCM family.
2. The HiGig Ethernet MAC IP core itself does not use any external pins. However, in an application the core is used together IODDR and I/O Buffers integrated in the LatticeSCM series FPGA. Thus the application implementing the HiGig MAC specification will utilize I/O pins.

Ordering Information

  Part Number
Device Family Multi-site Perpetual Single Seat Annual
LatticeECP3 HIG-MAC-E3-UT3 -
LatticeSC/M HIG-MAC-SC-UT3 -

Evaluate/Purchase: Unlike other LatticeCORE IP, the HiGig™ MAC IP core cannot be directly downloaded from the Lattice IPexpress Server. Please request this IP from Lattice at lic_admn@latticesemi.com and include your name, company, and complete contact information. A setup file for installation of the IP into IPexpress will be sent to you. Execute the setup file and then use IPexpress to evaluate and configure the IP core.

Purchase: To find out how to purchase the IP Core, please contact your local Lattice Sales Office.

Documentation

Information Resources
TITLENUMBERVERSIONDATEFORMATSIZE
Select All
IPexpress Quick Start Guide
8/5/2010PDF304.8 KB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.