Answer Database Search

Answer Database

During the holiday period (Dec 24 – Jan 4), response times from our Global Support Team may be longer than usual.

Narrow Your Results


Search within results

Family
Category
Type of Issue
Related To
  • Topic
    ID
    Family
    Category
    Related To
  • MACHXO3: Why I cannot perform SPI programming after enable dual boot to configure from external SPI…
    7315
    MACHXO3
    Programming and Configuration
  • Diamond / Programmer / MachXO2: How do you communicate with MachXO2 via SSPI when it is in…
    5371
    MachXO2
    Device Programming
  • Why does iCE40 devices heats up and have high current consumption when VCCIO and VCCIO2 are applied…
    5411
    iCE40 UltraPlus
    Customer Board Design
    Board Debug
  • Programmer: Why does programming fails with error flag in status register when using the HW-USBN-2B…
    5445
    CrossLink
    Device Programming
  • MachXO2: What is the order number of the Feature Row-Bits?
    6279
    MACHXO3
    Inquiries
    Inquiries
  • MachXO5-NX Development Board: How to access the MachXO5-NX Development Board via SSPI using…
    6984
    MACHXO5
    Evaluation Board
  • All Nexus Families: How are the commands and bitstream sent in the Nexus device via Quad (x4) Slave…
    6954
    Certus-NX
    Programming and Configuration
  • Lattice Diamond: What does the [31:0] bits in Control Register 0 mean?
    6451
    LatticeECP5
    Implementation
    Bitstream/JEDEC Generation
  • Lattice Diamond: Where do users find the reference examples for ispVMEmbedded code?
    148
    All FPGA
    Device Programming
    Embedded Programming
  • MachXO3: Can we overwrite the outdated design pre-programmed into Non-Volatile Configuration Memory…
    3916
    MACHXO3
    Device Programming
  • latticeXP2: What methods are available to initiate configuration for the LatticeXP2?
    2436
    LatticeXP2
    Device Programming
    Configuration/Programming
  • MachXO2: What will happen to the configuration ports (JTAG/I2C/SSPI) when power is removed…
    2410
    MachXO2
    Architecture
    Configuration/Programming
  • Deployment Tool: Why is the bit count for a Serial Vector Format Verify operation greater than my…
    2531
    All FPGA
    Device Programming
    Diamond Programmer
  • MachXO2/MachXO3: What is the best way to program a Lattice MachXO2 device in the field with minimum…
    2514
    MachXO2
    Device Programming
    Configuration/Programming
  • LatticeXP2: Is it possible to program the LatticeXP2 SRAM directly using slave SPI mode?
    2313
    LatticeXP2
    Device Programming
    Configuration/Programming
  • [MachXO2]: What is the maximum size of the SSPI Embedded SEA/SED data files?
    2340
    All FPGA
    Device Programming
    ispVM System
  • Why do I get "Version not supported" when I run SSPI Embedded?
    2112
    All Devices
    Device Programming
    ispVM Embedded
  • Programmer: What is the maximum programming frequency achieved with HW-USBN-2A cable, while…
    3875
    MachXO2
    Device Programming
    Diamond Programmer
  • MachXO2: What is best practice for the MachXO2 Slave SPI Chip Select (SN)?
    2687
    MachXO2
    Device Programming
    Configuration/Programming
  • MACHXO2/XO3: How can a user Disable/Enable the Slave SPI/I2C configuration interface without editing…
    2664
    MachXO2
    Device Programming
    Configuration/Programming
    • Page 1 of 2
    First Previous
    1 2
    		Next Last

    ABOUT LATTICE

    SALES

    SUPPORT

    FOLLOW