Lattice has thrown a considerable amount of power-related design optimization at ECP3, including variable channel widths, optimized transistors, and re-tuned placement and routing algorithms that yield better power results. Kevin Morris, Editor, FPGA Journal