Pixel to Byte Converter IP Core

Convert Pixel Format Data to Parallel Byte Format

During the holiday period (Dec 24 – Jan 4), response times from our Global Support Team may be longer than usual.

The Lattice Semiconductor Pixel-to-Byte Converter IP converts a standard parallel video interface to DSI or CSI-2 data.

MIPI D-PHY is designed to replace traditional parallel bus based on LVCMOS or LVDS. However, many processors and displays/cameras still use an RGB or CMOS as interface. So, to connect to a MIPI D-PHY IP, a converter logic is required to convert the parallel interface into MIPI D-PHY byte packet compatible format.

Latest Resource Utilization details are available in the IP Core User Guide.

Features

  • Support for RGB888, RGB666, RGB444, RGB555, RGB565, RAW8, RAW10, RAW12, RAW14, RAW16, YUV420/YUV422 8/10-bit video formats
  • Conversion of 1, 2, 4, 6, 8, or 10 pixels per pixel clock into MIPI D-PHY byte packet compatible format
  • Support for byte arrangement for 1, 2, or 4 MIPI D-PHY data lanes
  • Optional AXI4 Streaming interface for pixel and byte data
  • APB Interface for configuration and status

Block Diagram

Ordering Information

The Pixel to Byte Converter IP is provided at no additional cost with the Lattice Radiant™ software.​

Documentation

Quick Reference
Information Resources
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Pixel-to-Byte Converter IP Core - Lattice Diamond Software
FPGA-IPUG-02026 1.3 3/20/2020 PDF 2.1 MB
Pixel-to-Byte Converter IP Core - User Guide
FPGA-IPUG-02094 2.1 12/11/2025 PDF 1.3 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Pixel-to-Byte Converter IP Core - Release Notes
FPGA-RN-02020 1.2 12/11/2025 PDF 260.4 KB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.

Design Resources for CrossLink

Development Kits & Boards

Our development boards & kits help streamline your design process

Intellectual Property & Reference Designs

Simplify your design efforts by using pre-tested, reusable functions

Application Notes

Learn how to get the most from our line-up of FPGAs / development boards

Software

Complete Design Flows, High Ease of Use