Byte to Pixel Converter

Convert Parallel Data From a D-PHY Receiver into Pixel Format

Related Products

Due to the higher demand for better displays, bridging applications has become increasingly popular. One very common application interface is the Mobile Industry Processor Interface (MIPI®) D-PHY. It was developed primarily to support camera and display interconnections in mobile devices, and it has become the industry’s primary high-speed PHY solution for these applications in smartphones today. It is typically used in conjunction with MIPI Camera Serial Interface-2 (CSI-2) and MIPI Display Interface (DSI) protocol specifications. MIPI D-PHY meets the demanding requirements of low-power, low noise generation, and high noise immunity that mobile phone designs demand.

Lattice’s CrossLink IP is used to convert parallel data from a D-PHY receiver into pixel format. Aside from video packet conversion, this IP also generates camera/video control signals in the pixel domain based on CSI-2 or DSI synchronization packets.

Features

  • Supports the following MIPI DSI compatible video formats:
    • RGB888
    • RGB666 packed
    • RGB 666 loosely packed
  • Supports the following MIPI CSI-2 compatible video formats:
    • RGB888
    • RAW10
    • RAW12
    • RAW8
    • Legacy YUV420 8-bit
    • YUV420 8/10-bit
    • YUV420 8/10-bit CSPS
    • YUV422 10-bit

Block Diagram

Documentation

Quick Reference
TITLE NUMBER VERSION DATE FORMAT SIZE
Byte-to-Pixel Converter IP
FPGA-IPUG-02027 1.0 7/31/2017 PDF 2 MB


Design Resources for CrossLink

Development Kits & Boards

Our development boards & kits help streamline your design process

Intellectual Property & Reference Designs

Simplify your design efforts by using pre-tested, reusable functions

Application Notes

Learn how to get the most from our line-up of FPGAs / development boards

Software

Complete Design Flows, High Ease of Use