ispMACH 4000V/Z

SuperFAST™ performance at low power

High density, high performance – The ispMACH 4000V/Z family integrates up to 512 macrocells that support individual clock reset, preset and clock enable controls that operate at SuperFAST™ frequencies of up to 400 MHz.

Better together – The ispMACH 4000 family blends the ispLSI® 2000 and ispMACH 4A architectures to offer a SuperFAST™ CPLD solution with low power.

If only shopping for clothes was so easy – With its Global Routing Pool and Output Routing Pool, the ispMACH 4000 family delivers excellent First-Time-Fit, timing predictability, routing, pin-out retention and density migration.

Features

  • 1.8 V core for low dynamic power
  • 5 V tolerant I/O for LVCMOS 3.3, LVTTL, and PCI interfaces
  • JTAG In-System Programmable (ISP™)
  • Available in TQFP, ftBGA, fpBGA and csBGA packages
  • Automotive temperature range support -40 to +130 °C Junction (Tj)

Jump to

Family Table

ispMACH 4000V/Z Device Selection Guide

Parameters 4032 4064 4128 4256 4384 4512
Density Macrocells 32 64 128 256 384 512
tpd (ns) 2.5 2.5 2.7 3.0 3.5 3.5
tco (ns) 2.2 2.2 2.7 2.7 2.7 2.7
ts (ns) 1.8 1.8 1.8 2.0 2.0 2.0
fMAX (MHz) 400 400 333 322 322 322
Supply Voltage (V) V=3.3
I/O Standard Support LVTTL, LVCMOS3.3/2.5/1.8, PCI3.3
5 V Tolerant I/Os Yes Yes Yes Yes Yes Yes
Typical Standby Current (µA) 11.3 11.5 11.5 12 12.5 13
Temperature Grades C/I/E/A C/I/E/A C/I/E/A C/I/E C/I C/I
0.4 mm Spacing I/O Count + Inputs
  4032 4064 4128 4256 4384 4512
128 TQFP (14 x 14 mm) 92 + 4
0.5 mm Spacing I/O Count + Inputs
  4032 4064 4128 4256 4384 4512
48 TQFP (7 x 7 mm) 32 + 4 32 + 4
100 TQFP (14 x 14 mm) 64 + 10 64 + 10 64 + 10
144 TQFP (20 x 20 mm) 96 + 4 96 + 14
176 TQFP (24 x 24 mm) 128 + 4 128 + 4 128 + 4
0.8 mm Spacing I/O Count + Inputs
  4032 4064 4128 4256 4384 4512
44 TQFP (10 x 10 mm) 30 + 2 30 + 2
1.0 mm Spacing I/O Count + Inputs
  4032 4064 4128 4256 4384 4512
256 ftBGA (17 x 17 mm) 160 + 4 192 + 4 208 + 4
Lattice Automotive (AEC-Q100 qualified) ispMACH 4000V/Z Device Selection Guide
Parameters 4032 4064 4128 4032 4064 4128
Vcc Voltage (V) 3.3 3.3 3.3 1.8 1.8 1.8
Density Macrocells 32 64 128 32 64 128
tPD (ns) 7.5 7.5 7.5 7.5 7.5 7.5
Fmax (MHz) 168 168 168 168 168 168
Maximum User I/O + Dedicated Inputs 32 + 4 64 + 10 96 + 4 32 + 4 64 + 10 64 + 10
Packages (I/O + Dedicated Inputs)
  4032 4064 4128 4032 4064 4128
44-pin TQFP (10 x 10 mm) 30 + 2 30 + 2
48-pin TQFP (7 x 7 mm) 32 + 4 32 + 4
100-pin TQFP(14 x 14 mm) 64 + 10 64 + 10
128 TQFP (14 x 14 mm) 92 + 4
144-pin TQFP (20 x 20 mm) 96 + 4
48-pin TQFP (7 x 7 mm) 32 + 4 32 + 4
100-pin TQFP (14 x 14 mm) 64 + 10 64 + 10

Design Resources

Intellectual Property & Reference Designs

Simplify your design efforts by using pre-tested, reusable functions

Application Notes

Learn how to get the most from our line-up of FPGAs / development boards

Software

Complete Design Flows, High Ease of Use

Development Kits & Boards

Our development boards & kits help streamline your design process

Programming Hardware

Take the strain out of in-system programming & in-circuit reconfiguration with our programming hardware

Documentation

To subscribe, or modify your subscription, to Document Notifications please login to your Lattice account

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.

Support

Like most websites, we use cookies and similar technologies to enhance your user experience. We also allow third parties to place cookies on our website. By continuing to use this website you consent to the use of cookies as described in our Cookie Policy.