New Account     Sign In         see this page in Japanese

Scatter-Gather Direct Memory Access (DMA) Controller

Documents & Downloads

IPexpress User Configurable Logo Direct Memory Access (DMA) is a technique for transferring blocks of data between system memory and peripherals without a processor (e.g., system CPU) having to be involved in each transfer. DMA not only offloads a system’s processing elements, but can transfer data at much higher rates than processor reads and writes.

Scatter-Gather DMA augments this technique by providing data transfers from one non-contiguous block of memory to another by means of a series of smaller contiguous-block transfers.  The Lattice Scatter-Gather DMA Controller core implements a configurable, multi-channel, WISHBONE-compliant DMA controller with scatter-gather capability.

SG-DMA Block Diagram

Features

  • Supports up to 16 physical channels
  • Up to 8 sub-channels per physical channel
  • Four priority levels using round-robin arbitration (weighted or simple)
  • WISHBONE bus widths from 8 to 128 bits
  • Simple DMA, split transfers, scatter-gather
  • Direct interface to external RAM for packet buffering
  • Autonomous and hardware-directed retry
  • Supports WISHBONE burst and classic-cycle transfers
  • Supports centralized and distributed DMA control architectures

 

Performance and Resource Utilization

LatticeECP31
IPexpress User-Configurable Mode SLICEs LUTs Registers fMAX (MHz)
Config 3 2103 3545 1334 143

1.Performance and utilization characteristics are generated using LFE3-95E-7FN672CES, with Lattice ispLEVER 8.0 software. When using this IP core in a different density, speed, or grade within the LatticeECP3 family, performance and utilization may vary.

LatticeECP2M1
IPexpress User-Configurable Mode SLICEs LUTs Registers fMAX (MHz)
Config 1 2164 3448 1310 129

1.Performance and utilization characteristics are generated using LFE2M-35E-6F672C, with Lattice ispLEVER 8.0 software. When using this IP core in a different density, speed, or grade within the LatticeECP2M/S family, performance and utilization may vary.

LatticeECP21
IPexpress User-Configurable Mode SLICEs LUTs Registers fMAX (MHz)
Config 2 2837 4615 1671 143

1.Performance and utilization characteristics are generated using LFE2-35E-6F672C, with Lattice ispLEVER 8.0 software. When using this IP core in a different density, speed, or grade within the LatticeECP2 family, performance and utilization may vary.

LatticeSC/M1
IPexpress User-Configurable Mode SLICEs LUTs Registers fMAX (MHz)
Config 0 2880 4530 1837 217
Config 1 2307 3725 1347 220
Config 2 3094 5116 1691 212
Config 3 2309 3815 1285 222

1.Performance and utilization characteristics are generated using LFSC3GA25E-6FF1020C, with Lattice ispLEVER 8.0 software. When using this IP core in a different density, speed, or grade within the LatticeSC/M family, performance and utilization may vary.

LatticeXP21
IPexpress User-Configurable Mode SLICEs LUTs Registers fMAX (MHz)
Config 3 2127 3484 1261 115

1.Performance and utilization characteristics are generated using LFXP2-40E-6F672C, with Lattice ispLEVER 8.0 software. When using this IP core in a different density, speed, or grade within the LatticeXP2 family, performance and utilization may vary.

 

Ordering Information

Family Part Number
LatticeECP3 DMA-SG-E3-U1
LatticeECP2M DMA-SG-PM-U1
LatticeECP2 DMA-SG-E2-U1
LatticeSC DMA-SG-SC-U1
LatticeXP2 DMA-SG-X2-U1


IP Version: 2.3
Evaluate: To download a full evaluation version of this IP, go to the Lattice IP Server tab in the IPexpress Main Window. All ispLeverCORE IP cores and modules available for download are visible on this tab.
Purchase: To find out how to purchase the IP Core, please contact your local Lattice Sales Office.