Sign In         see this page in JapaneseKorean language homepageChinese language homepage

OBSAI RP3

In Detail
Documents & Downloads
See Also

Overview

IPexpress User Configurable Logo The Lattice Open Base Station Architecture Initiative Reference Point 3 Specification (OBSAI RP3) IP core together with SERDES and Physical Coding Sublayer (PCS) functionality integrated in the LatticeSC and LatticeECP2M series FPGAs implements the physical and data link layers of the OBSAI RP3 specification and can be used in applications connecting wireless baseband and RF modules.  Control and status parameters specifying core functionality are managed via bit-mapped I/O that may be hard-wired or interfaced to programmable registers, providing users with optimal flexibility in defining static and/or dynamic management of the various functional parameters needed for their particular applications. 

 OBSAI RP3 Block Diagram

Features
  • Supports the physical link layer of the OBSAI RP3 specification
  • Supports the data link layer of the OBSAI RP3 specification
  • Supports the three standard bit rates of the OBSAI RP3 specification (768 Mb/s, 1536 Mb/s, and 3072 Mb/s)
  • OBSAI data link parameter values specified via separate dedicated I/O allowing hardwired configuration or register-based programmable control of core functionality. Parameters and ranges supported include:
    • Number of bytes per frame (FRM_BYTES = (308 to 79686912)
    • Number of Message Groups in Master Frame (RATE_INDEX*N_MG = 4 to 16383)
    • Number of Messages in Message Group (M_MG = 4 to 255)
    • Number of IDLE bytes at end of Message Group (K_MG = 1 to 19)
    • Index that determines line rate (RATE_INDEX = 1, 2, 4)
    • Number of bytes in code violation check block (0 < BLOCK_SIZE < 65536)
    • Number of consecutive valid blocks to achieve byte synchronization (0 < SYNC_T < 65536)
    • Number of consecutive invalid blocks to lose byte synchronization (0 < UNSYNC_T < 65536)
    • Number of valid message groups to achieve frame synchronization (0 < FRAME_SYNC_T < 65536)
    • Number of invalid message groups to lose frame synchronization (0 < FRAME_UNSYNC_T< 65536)
  • GUI-selectable CDMA and WCMA,GSM/EDGE,802.16 evaluation configurations
  • Top-level instantiation template including source RTL for control and status management register set accessed via integrated LatticeSC System Bus and JTAG interface

 

The OBSAI RP3 is a user-configurable IP core, which allows the configuration of the IP and generation of a netlist and simulation file for use in designs. Please note that generating a bitstream may be prevented or the bitstream may have time logic present unless a license for the IP is purchased.

 

Performance and Resource Utilization1

Results for LatticeSC
Mode SLICEs LUTs Registers External Pins2 sysMEM EBRs fMAX (MHz)
All 1259 1949 1107 0 0 192
1 Performance and utilization characteristics are in Lattice's ispLEVER® v.5.1 SP2 software. When using this IP core in a different density, speed, or grade within the LatticeSC family or in a different software version, performance may vary.
2 The OBSAI RP3 core itself does not use any external pins.  However, in an application the core is used together with SERDES and Physical Coding Sublayer (PCS) functions integrated in the LatticeSC series FPGA. Thus the application implementing the physical and data link layers of the OBSAI RP3 specification will utilize the SERDES I/O.

 

Results for LatticeECP2M
Mode SLICEs LUTs Registers External Pins2 sysMEM EBRs fMAX (MHz)
All 1392 1897 1164 0 0 125
1 Performance and utilization characteristics are in Lattice's ispLEVER® v.6.1 software. When using this IP core in a different density, speed, or grade within the LatticeECP2M family or in a different software version, performance may vary.
2 The OBSAI RP3 core itself does not use any external pins.  However, in an application the core is used together with SERDES and Physical Coding Sublayer (PCS) functions integrated in the LatticeECP2M series FPGA. Thus the application implementing the physical and data link layers of the OBSAI RP3 specification will utilize the SERDES I/O.

 

Ordering Information

Part Numbers:
For LatticeSC: OBSAI-RP3-SC-U2
For LatticeECP2M: OBSAI-RP3-PM-U2

 

To download a full evaluation version of this IP, please go to the Lattice IP Server tab in the IPexpress Main Window. All ispLeverCORE IP modules available for download are visible on this tab.

To find out how to purchase the OBSAI RP3 IP Core, please contact your local Lattice Sales Office.