 |
||
 Sign In
   
|
 |
The ECP2M has a cost optimized Physical Coding Sublayer (PCS) implementation that features hard coded 8b/10b circuitry, word alignment, a GbE State Machine and rate maching, together with a flexible interface to the FPGA that includes a PIPE bus for easy PCI Express soft IP implementations. LatticeECP2M Cost Effective Physical Coding Sublayer |
 |