Search the Lattice Website

Share This Result >

Narrow Your Results

Categories
Product Family
Document Type
Clear All
  • Diamond/Programmer/MachXO3: Why is it that there

    FAQ

    Diamond/Programmer/MachXO3: Why is it that there's no "CFG and UFM Erase,Program,Verify" in Flash Background Mode ?

    Solution:There is. However, the operations are named differently. This is for historical purposes:Flash Programming Mode (Offline):FLASH Erase, Program, Verify:  "CFG + UFM + FR"FLASH CFG and UFM Erase, Program, Verify: "CFG + UFM"Flash Background Mode:XFLASH Erase, Program,…
  • MachXO2: Is it possible to program the UFM block iteratively without erasing it, with the understanding that bits already programmed stay programmed?

    FAQ

    MachXO2: Is it possible to program the UFM block iteratively without erasing it, with the understanding that bits already programmed stay programmed?

    The erased UFM contains all 0s. Hence, a '0' to '1' transition is possible with a write command whereas going from a '1' to a '0' requires an erase operation. An Erase command erases the sector. For example:0xFE -> 1111 1110 to 0xFC -> 1111 1100 (Not possible without erasing UFM) 0xFC…
  • Why does not the power controller generate standby signal after UFM access is enabled and disabled in Lattice MachXO2 devices?

    FAQ

    Why does not the power controller generate standby signal after UFM access is enabled and disabled in Lattice MachXO2 devices?

    The power controller is disabled internally when UFM access is enabled by issuing command 0x74 (Enable Configuration).So, the Standby signal is not available when the UFM interface is enabled.The power controller functionality is restored after the Flash Memory…
  • RAM Type Interface for Embedded User Flash Memory

    Reference Design

    RAM Type Interface for Embedded User Flash Memory

    Implements intuitive interface between the user logic and the internal FPGA User Flash Memory (UFM) - requires no learning of the WISHBONE protocol.
  • LatticeXP2 Memory Usage Guide (Japanese Language Version)

    Document

    LatticeXP2 Memory Usage Guide (Japanese Language Version)

    Application Note TN1137 01.7 PDF 1.9MB
  • MachXO2 I2C Embedded Programming Access Firmware

    Reference Design

    MachXO2 I2C Embedded Programming Access Firmware

    Provides C code for interfacing to MachXO2 from a microcontroller, and RTL for implementing I2C between an external master and the MachXO2
  • Lattice Launches Free "@MachXO2 Speed" Seminar Series

    Webpage

    Lattice Launches Free "@MachXO2 Speed" Seminar Series

    Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced the "@MachXO2 Speed" seminar series in partnership with its worldwide network of sales representatives and distribution partners.
  • New Reference Designs Enhance Embedded Function Block Of Lattice MachXO2 PLD Family

    Webpage

    New Reference Designs Enhance Embedded Function Block Of Lattice MachXO2 PLD Family

    Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced the immediate availability of four new reference designs for the low cost, low power MachXO2™ family of programmable logic devices (PLDs).
    • Page 1 of 1
    First Previous
    1
    		Next Last

    ABOUT LATTICE

    SALES

    SUPPORT

    FOLLOW