PAC-Designer Design Software

Powerful productivity – Design Tools for Power and Clock Management

A perfect fit – PAC-Designer is custom tailored for designing with Power Manager and Platform Manager devices.

Get going, get done – PAC-Designer is the complete implementation and verification solution for Power Manager and Platform Manager devices.

Works well with others – Works seamlessly with Lattice Diamond software to let you easily develop innovative mixed signal solutions.

Overview

Lattice sets the industry standard for integrated power, platform and clock management devices, and PAC-Designer design software is the key that unlocks the potential of these solutions for your design.

Move to a More Productive Environment

  • Fully integrated design and simulation environment for Platform Manager, Power Manager II, and ispClock devices
  • High level logic design mechanism
  • Easy-to-use GUI
  • For Platform Manager, PAC-Designer works in conjunction with ispLEVER to form a complete CPLD/FPGA design environment

Trust, but Verify

  • Export VHDL or Verilog HDL models to popular 3rd party HDL simulators
  • Create your power management stimulus graphically
  • Digital waveform simulation for easy design verification
  • Simulate power supply rate

Painless Programming

  • Use Diamond Programmer (included in Lattice Diamond) to download your designs to silicon for Platform Manager
  • For products other than Platform Manager, PAC-Designer can be used directly to program Platform Manager, Power Manager II and ispClock devices

Licensing

PAC-Designer License (only required for PAC-Designer 5.1 or earlier)

To request a license you will need the following:

  • Lattice website user account
  • Hard drive serial number

Click here to request your license.

Software Downloads & Documentation

Some documents and downloads are not visible to anonymous visitors. To view all of our items please log in to your Lattice account.

Quick Reference Technical Resources Information Resources Downloads
  TITLE NUMBER VERSION DATE FORMAT SIZE
Fail-Safe Sequencing During Field Upgrades Source Files DT6088 1.2 6/6/2012 ZIP 591.5 KB
Fail-Safe Sequencing During Field Upgrades with Platform Manager AN6088 01.2 6/6/2012 PDF 1.1 MB
ispPAC-POWR1220AT8 I2C Hardware Verification Utility AN6067 01.0 11/21/2005 PDF 563.7 KB
Optimizing the Accuracy of ispPAC Power Manager Timers AN6076 01.0 12/12/2007 PDF 215.9 KB
Powering Up and Programming the ispPAC-POWR607 AN6078 01.1 4/21/2011 PDF 1.3 MB
Scalable Centralized Power Management Source Files DT6089 1.2 6/6/2012 ZIP 520.7 KB
Scalable Centralized Power Management with Field Upgrade Support AN6089 01.2 6/6/2012 PDF 1.1 MB
Using ispVM System to Program ispPAC Devices AN6062 01.0 5/1/2004 PDF 709.2 KB
Using PAC-Designer's Power Manager Waveform Editor AN6054 01.0 11/23/2005 PDF 276.3 KB
Using the HVOUT Simulator Utility to Estimate FET Ramp Times AN6070 01.0 11/21/2005 PDF 540.1 KB
  TITLE NUMBER VERSION DATE FORMAT SIZE
Diamond 3.7 Installation Guide for Linux 2.0 3/18/2016 PDF 457 KB
Diamond 3.7 Installation Guide for Windows 1.0 2/22/2016 PDF 693.9 KB
PAC-Designer Installation Notice 6.32 6.32 2/22/2016 PDF 387.3 KB
  TITLE NUMBER VERSION DATE FORMAT SIZE
PAC-Designer Software User Manual 6.32 1.0 2/22/2016 PDF 3.3 MB
Platform Designer 3.7 User Guide 1.0 2/22/2016 PDF 995.9 KB
Platform Management Utility Functions IP Core User's Guide IPUG94 01.1 1/24/2011 PDF 551.8 KB
Platform Manager Development Kit User's Guide EB58 01.2 12/7/2010 PDF 1.6 MB
Power Manager II Hercules Development Kit User's Guide EB57 01.0 12/22/2010 PDF 3 MB
  TITLE NUMBER VERSION DATE FORMAT SIZE
BSCAN1 - Multiple Boundary Scan Port Addressable Buffer - Documentation RD1001 7.3 4/18/2011 PDF 160.1 KB
BSCAN1 - Multiple Boundary Scan Port Addressable Buffer - Source Code RD1001 7.3 4/18/2011 ZIP 152.4 KB
BSCAN2 - Multiple Boundary Scan Port Linker - Source Code RD1002 4.6 3/13/2014 ZIP 2.6 MB
BSCAN2 - Multiple Scan Port Linker - Documentation RD1002 4.7 3/5/2015 PDF 1.3 MB
Closed Loop Power Supply Trimming Documentation RD1078 1.0 12/6/2010 PDF 278.2 KB
Closed Loop Power Supply Trimming Source Code RD1078 1.0 12/6/2010 ZIP 269.4 KB
Error Logging Using Platform Manager Documentation RD1077 1.0 9/28/2010 PDF 422.5 KB
Error Logging Using Platform Manager Source Files RD1077 1.0 9/28/2010 ZIP 372.9 KB
GPIO Expander, Documentation RD1065 1.3 4/12/2011 PDF 280.6 KB
GPIO Expander, Source Code RD1065 1.3 4/12/2011 ZIP 195.5 KB
Hercules Development Kit Demonstration Source Code 1.0 6/11/2010 ZIP 201.6 KB
I2C (Inter-Integrated Circuit) Master Controller - Documentation RD1005 5.8 3/6/2014 PDF 987.4 KB
I2C (Inter-Integrated Circuit) Master Controller - Source Code RD1005 5.9 1/10/2015 ZIP 809.7 KB
I2C (Inter-Integrated Circuit) Slave/Peripheral - Documentation RD1054 1.6 12/1/2014 PDF 801.5 KB
I2C (Inter-Integrated Circuit) Slave/Peripheral - Source Code RD1054 1.6 12/12/2014 ZIP 764.8 KB
I2C Slave to SPI Master Bridge - Documentation RD1094 1.1 12/23/2011 PDF 253.6 KB
I2C Slave to SPI Master Bridge - Source Code RD1094 1.1 12/23/2011 ZIP 180.4 KB
Long Delay Timers Using Platform Manager Documentation RD1079 1.1 9/28/2010 PDF 874.1 KB
Long Delay Timers Using Platform Manager Source Files RD1079 1.0 9/28/2010 ZIP 683.9 KB
Platform Manager Dev Kit Initial Demo Source Files 1.1 1/26/2011 ZIP 1.1 MB
Power Management Bus Reference Design - Source Code RD1100 1.1 12/23/2011 ZIP 378.3 KB
Power Management Bus Reference Design Documentation RD1100 1.1 12/23/2011 PDF 481 KB
PWM Fan Controller RD1060 1.6 9/10/2014 PDF 481.5 KB
PWM Fan Controller - Source Code RD1060 1.7 1/16/2015 ZIP 2.9 MB
Serial Peripheral Interface (SPI) - Documentation RD1075 1.1 12/23/2011 PDF 158.7 KB
Serial Peripheral Interface (SPI) - Source Code RD1075 1.1 12/23/2011 ZIP 124.8 KB
SPI GPIO Expander - Documentation RD1073 1.1 12/23/2010 PDF 212.5 KB
SPI GPIO Expander - Source Code RD1073 1.1 12/23/2010 ZIP 161.6 KB
Temperature Monitor Using Platform Manager Documentation RD1080 1.0 9/28/2010 PDF 330 KB
Temperature Monitor Using Platform Manager Source Files RD1080 1.0 9/28/2010 ZIP 256.7 KB
UART (Universal Asynchronous Receiver/Transmitter) - Documentation RD1011 1.6 6/14/2011 PDF 346.3 KB
UART (Universal Asynchronous Receiver/Transmitter) - Source Code RD1011 1.7 1/1/2015 ZIP 766.4 KB
  TITLE NUMBER VERSION DATE FORMAT SIZE
Platform Manager Product Brochure I0208 4/10/2012 PDF 2.8 MB
Platform Manager Product Brochure (Chinese Language Version) I0208C 6/4/2012 PDF 2.9 MB
  TITLE NUMBER VERSION DATE FORMAT SIZE
Software Cable Support 2.0 7/16/2012 PDF 194.8 KB
  TITLE NUMBER VERSION DATE FORMAT SIZE
PAC-Designer Tutorial: Designing Power Manager II PDT01 01.1 8/15/2008 PDF 1.3 MB
  TITLE NUMBER VERSION DATE FORMAT SIZE
LPTM10_12107_XO640 1.01 10/8/2014 BSM 30.3 KB
LPTM10_1247_MO640 1.01 10/8/2014 BSM 24.9 KB
Platform Manager 128 TQFP BSDL Files 1.1 2/26/2013 ZIP 8.4 KB
Platform Manager 208 ftBGA BSDL Files 1.1 2/27/2014 ZIP 10 KB
  TITLE NUMBER VERSION DATE FORMAT SIZE
PAC Designer 6.32 for Windows 6.32 2/22/2016 ZIP 120.1 MB
Selecting Power and Platform Manager Devices Excel Spreadsheet Tool 1.1 3/19/2012 ZIP 63.1 KB