Lattice Diamond: Does the configuration file (such as an ECP3 bitstream) for SPI flash remain at fixed size regardless the size of the FPGA design?
The configuration file that is used for an SPI flash(or for JTAG download), remains the same size regardless the resource (such as logic cell) percentage utilization in the FPGA design.