• Home >
  • Lattice Solutions

Lattice Solutions

Everything you need to quickly and easily complete your design

Share This Result >

Narrow Your Results



Solution Type
Device Support
Tags
Providers
Clear All
  • I2C Bus Master

    Reference Design

    I2C Bus Master

    Demonstrates how a fast and configurable I2C-Bus Master Controller can be constructed and utilized in a Lattice CPLD/FPGA device
    MachXO, LatticeXP2, ispMACH 4000ZE, MachXO2, LatticeECP3, Platform Manager, ECP5 / ECP5-5G, MachXO3 
    Bus Controllers, I2C, TOR Switch, Home Control Appliances & Security, IoT & Wearables, Notebooks & PCs, Printers, Smart Toys & Robots, Tablets, 5G 
    I2C Bus Master
  • UART Reference Design

    Reference Design

    UART Reference Design

    The UART reference design describes a fully configurable UART optimized for and implemented in a variety of Lattice devices.
    ispMACH 4000ZE, MachXO, LatticeXP2, Platform Manager, MachXO5-NX, MachXO2 
    Bus Controllers, UART 
    UART Reference Design
  • SDR SDRAM Controller-Advanced Reference Design

    Reference Design

    SDR SDRAM Controller-Advanced Reference Design

    Provides a simple generic system interface to the bus master, reducing the user's effort to deal with the SDRAM command interface.
    MachXO, ispMACH 4000ZE, LatticeXP2, MachXO2, LatticeECP3, ECP5 / ECP5-5G, MachXO3 
    DDR SDRAM 
    SDR SDRAM Controller-Advanced Reference Design
  • SPI Controller - WISHBONE Compatible

    Reference Design

    SPI Controller - WISHBONE Compatible

    Provides an interface between a microprocessor with a WISHBONE bus and external SPI devices.
    ispMACH 4000ZE, MachXO, LatticeXP2, MachXO2, MachXO3 
    SPI, Wishbone, TOR Switch 
    SPI Controller - WISHBONE Compatible
  • Read and Write Usercode

    Reference Design

    Read and Write Usercode

    Read or change a Usercode or User Electronic Signature (UES) through general I/O without reprogramming the entire on-device Flash or interrupting the system.
    ispMACH 4000ZE, MachXO, MachXO2, MachXO3 
    Security, UES 
    Read and Write Usercode
  • Fast Page Mode DRAM Controller

    Reference Design

    Fast Page Mode DRAM Controller

    Implements a Fast Page Mode (FPM) DRAM Controller
    ispMACH 4000ZE 
    FPM DRAM 
    Fast Page Mode DRAM Controller
    • Page 1 of 1
    First Previous
    1
    		Next Last

    ABOUT LATTICE

    SALES

    SUPPORT

    FOLLOW