This reference design brings the capability and the performance of the popular PCI Local Bus to the NOR-based Flash. It provides an interface between the CPU with PCI initiator interface and a NOR-type Flash memory by translating the PCI commands into appropriate signals to control the read/write of the NOR Flash. The basic knowledge of PCI specification is necessary to understand the design.
Jump to
Block Diagram
Performance and Size
| Tested Devices* | Performance | I/O Pins | Design Size | Revision |
|---|---|---|---|---|
| LCMXO2280C-3FT256C | 33 MHz | 113 | 288 LUTs | 1.1 |
| LFXP2-5E-5FT256C | 33 MHz | 113 | 310 LUTs | 1.1 |
* May work in other devices as well.
Note: The performance and design sizes shown above are estimates only. The actual results may vary depending upon the chosen parameters, timing constraints, and device implementation. See the design's documentation for details. All coding and design work was done on a PC platform unless noted otherwise.
Documentation
To subscribe, or modify your subscription, to Document Notifications please login to your Lattice account
