Byte to Pixel Converter IP Core

Convert Parallel Data From a D-PHY Receiver into Pixel Format

During the holiday period (Dec 24 – Jan 4), response times from our Global Support Team may be longer than usual.

Lattice Semiconductor Byte-to-Pixel Converter IP converts CSI-2/DSI standard-based video payload packets from D-PHY Receiver Module output to pixel format. In addition, Byte-to-Pixel Converter IP generates camera and video control signals in the pixel domain based on CSI-2 or DSI synchronization packets.

Resource Utilization details are available in the IP Core User Guide.

Features

  • MIPI DSI compatible video formats
  • MIPI CSI-2 compatible video formats
  • 1-, 2-, or 4-lane inputs
  • 8-bit (gear 8) or 16-bit (gear 16) inputs per lane
  • 1, 2, or 4 output pixels per pixel clock cycle

Jump to

Block Diagram

Ordering Information

The Byte to Pixel Converter IP is provided at no additional cost with the Lattice Radiant™ software.​

Documentation

Quick Reference
Information Resources
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Byte-to-Pixel Converter IP - Lattice Diamond Software
FPGA-IPUG-02027 1.4 10/14/2021 PDF 1.7 MB
Byte-to-Pixel Converter IP Core - User Guide
FPGA-IPUG-02079 2.2 12/11/2025 PDF 1.8 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
Byte-to-Pixel Converter IP Core - Release Notes
FPGA-RN-02019 1.2 12/11/2025 PDF 295.9 KB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.