Video Frame Buffer IP Core

Supports Dynamic Parameter Updating through a Parameter Bus

The Video Frame Buffer IP Core buffers video data in external memory to be displayed on output devices such as computer monitors, projectors, and others. The Video Frame Buffer IP Core supports image sizes up to 4K x 4K with YCbCr 4:2:2, 4:4:4 and RGB video formats. The IP supports dynamic parameter updating through the AXI4-Lite interface or native parameter bus interface, which can be configured to operate on a different clock from the IP. Simple frame rate conversion is employed to support different input and output frame rates.

Features

  • Supports single color, YCbCr 4:2:2, YcbCr 4:4:4, and RGB video formats
  • Supports input and output resolutions of 64 × 64 to 4 k × 4 k pixels
  • Supports serial and parallel pixel processing
  • Supports frame rate conversion
  • Supports dynamic parameter update of frame size

Jump to

Block Diagram

Ordering Information

The Video Frame Buffer IP is provided at no additional cost with the Lattice Radiant™ software.​

Documentation

Quick Reference
Information Resources
TITLENUMBERVERSIONDATEFORMATSIZE
Select All
Video Frame Buffer IP Core - User Guide
FPGA-IPUG-021371.612/11/2025PDF1.6 MB
Video Frame Buffer IP Core User's Guide
IPUG1072.03/24/2015PDF2.3 MB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.

TITLENUMBERVERSIONDATEFORMATSIZE
Select All
Video Frame Buffer IP Core - Release Notes
FPGA-RN-020421.212/11/2025PDF230.6 KB
TITLENUMBERVERSIONDATEFORMATSIZE
Select All
IPexpress Quick Start Guide
8/5/2010PDF304.8 KB