MachXO

Versatile and non-volatile, infinitely reconfigurable
to meet today’s evolving needs

Give complexity the boot – Designed to remove the complexity of choosing between CPLDs and low-capacity FPGAs – with glue logic, bus bridging, bus interfacing, power-up control, and control logic you no longer need to choose.

Expand your interfaces – With up to 271 IOs MachXO are perfect for a wide range of applications that require general purpose I/O expansion, interface bridging and power-up management functions.

To infinite reconfigurability and beyond – Single chip solution featuring background programmable internal Flash memory and the ability for in-field logic updates during system configuration using TransFR™.

Features

  • Up to 27.6 Kbits sysMEM™ embedded block RAM and up to 7.7Kbits distributed RAM
  • SRAM based logic can be reconfigured in milliseconds using JTAG port
  • IOs support LVCMOS, LVTTL, PCI, LVDS, Bus-LVDS, LVPECL, RSDS
  • Up to two analog PLLs per device that enable clock multiply, divide and phase shifting
  • Available in TQFP, csBGA, caBGA and ftBGA packages

Family Table

MachXO Device Selection Guide

Parameters LCMXO256E LCMXO256C LCMXO640E LCMXO640C LCMXO1200E LCMXO1200C LCMXO2280E LCMXO2280C
Density LUTs 256 256 640 640 1200 1200 2280 2280
EBR SRAM Blocks - - - - 1 1 3 3
EBR SRAM (Kbits) - - - - 9.2 9.2 27.6 27.6
Distributed RAM (Kbits) 2 2 6.1 6.1 6.4 6.4 7.7 7.7
PLL + DLL - - - - 1 + 0 1 + 0 2 + 0 2 + 0
Configuration Memory Internal Flash Internal Flash Internal Flash Internal Flash Internal Flash Internal Flash Internal Flash Internal Flash
Dual Boot1 Yes Yes Yes Yes Yes Yes Yes Yes
Core Vcc 1.2 V Yes - Yes - Yes - Yes -
Core Vcc 1.8 - 3.3 V - Yes - Yes - Yes - Yes
Temp C Yes Yes Yes Yes Yes Yes Yes Yes
Temp I Yes Yes Yes Yes Yes Yes Yes Yes
Temp AEC-Q100 Yes Yes Yes Yes Yes - Yes -
0.5 mm Spacing I/O Count
  LCMXO256E LCMXO256C LCMXO640E LCMXO640C LCMXO1200E LCMXO1200C LCMXO2280E LCMXO2280C
100-ball csBGA (8 x 8 mm) 78 78 74 74
132-ball csBGA (8 x 8 mm) 101 101 101 101 101 101
100-pin TQFP (14 x 14 mm) 78 78 74 74 73 73 73 73
144-pin TQFP (20 x 20 mm) 113 113 113 113 113 113
0.8 mm Spacing I/O Count
  LCMXO256E LCMXO256C LCMXO640E LCMXO640C LCMXO1200E LCMXO1200C LCMXO2280E LCMXO2280C
256-ball caBGA (14 x 14 mm) 159 159 211 211 211 211
1.0 mm Spacing I/O Count
  LCMXO256E LCMXO256C LCMXO640E LCMXO640C LCMXO1200E LCMXO1200C LCMXO2280E LCMXO2280C
256-ball ftBGA (17 x 17 mm) 159 159 211 211 211 211
324-ball ftBGA (19 x 19 mm) 271 271

1. Dual Boot supported with external boot Flash.

Lattice Automotive (AEC-Q100 qualified) MachXO Device Selection Guide

Parameters LAMXO256E/C LAMXO640E/C LAMXO1200E LAMXO2280E
LUTs 256 647 1200 2280
Dist. RAM (Kbits) 2.0 6.0 6.25 7.5
EBR SRAM (Kbits) 0 0 9.2 27.6
Number of EBR SRAM Blocks (9 Kbits) 0 0 1 3
VCC Voltage 1.2/1.8/2.5/3.3V 1.2/1.8/2.5/3.3V 1.2 1.2
NUmber of PLLs 0 0 1 2
Max. I/O 78 159 211 271
0.5 mm Spacing I/O Count
LAMXO256E/C LAMXO640E/C LAMXO1200E LAMXO2280E
100-pin Lead-Free TQFP (14 x 14 mm) 78 74 73 73
144-pin Lead-Free TQFP (20 x 20 mm) - 113 113 113
1.0 mm Spacing I/O Count
LAMXO256E/C LAMXO640E/C LAMXO1200E LAMXO2280E
256-ball Lead-Free ftBGA (17 x 17 mm) - 159 211 211
324-ball Lead-Free ftBGA (19 x 19 mm) - - - 271

Design Resources

Intellectual Property & Reference Designs

Simplify your design efforts by using pre-tested, reusable functions

Application Notes

Learn how to get the most from our line-up of FPGAs / development boards

Software

Complete Design Flows, High Ease of Use

Development Kits & Boards

Our development boards & kits help streamline your design process

Programming Hardware

Take the strain out of in-system programming & in-circuit reconfiguration with our programming hardware

Documentation

To subscribe, or modify your subscription, to Document Notifications please login to your Lattice account

Quick Reference Technical Resources Information Resources Downloads
TITLE NUMBER VERSION DATE FORMAT SIZE
Input Hysteresis in Lattice CPLD and FPGA Devices
TN1112 1.1 9/1/2006 PDF 465.6 KB
MachXO Density Migration
TN1097 1.0 9/1/2005 PDF 41.2 KB
MachXO JTAG Programming and Configuration User's Guide
TN1086 1.4 6/1/2010 PDF 107.1 KB
MachXO sysCLOCK Design and Usage Guide
TN1089 1.5 9/26/2011 PDF 1 MB
MachXO sysIO Usage Guide
TN1091 1.5 9/15/2010 PDF 425.4 KB
Memory Usage Guide for MachXO Devices
TN1092 1.5 10/1/2010 PDF 1.4 MB
Minimizing System Interruption During Configuration Using TransFR Technology
TN1087 3.7 10/30/2015 PDF 2.4 MB
PCB Layout Recommendations for BGA Packages
TN1074 3.9 3/17/2017 PDF 12.8 MB
Power Decoupling and Bypass Filtering for Programmable Devices
TN1068 1.0 5/1/2004 PDF 31.4 KB
Power Estimation and Management for MachXO Devices
TN1090 1.1 9/1/2007 PDF 1.9 MB
MachXO Family Data Sheet
DS1002 3.0 6/1/2013 PDF 6.6 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
LA-MachXO Automotive Family Data Sheet
DS1003 1.5 11/20/2007 PDF 869.7 KB
MachXO Family Data Sheet (Japanese Language Version)
DS1002 02.8 6/1/2009 PDF 1.8 MB
MachXO Family Data Sheet
DS1002 3.0 6/1/2013 PDF 6.6 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Linking or Selecting Ports with BSCAN2
AN8083 1.0 10/19/2009 PDF 623.9 KB
Parallel Flash Programming and FPGA Configuration
Also download the implementation files for AN8077.
AN8077 1.3 3/1/2015 PDF 2.4 MB
Parallel Flash Programming and FPGA Configuration - Source Code
For use with Application Note - AN8077
AN8077 1.3 1/4/2013 RAR 1.4 MB
Solder Reflow Guide for Surface Mount Devices
TN1076 3.7 1/31/2017 PDF 489.4 KB
Thermal Management
3.0 3/24/2017 PDF 1021.3 KB
USB Programming and Circuit Guide
AN8082 01.1 1/13/2011 PDF 183.7 KB
Using a Discrete Crystal as a PLD Clock Source
AN8080 01.0 6/15/2009 PDF 137.2 KB
Using Multiple Boundary Scan Port Linker (BSCAN2)
AN8081 01.0 7/1/2009 PDF 337.3 KB
Wafer-Level Chip-Scale Package Guide
TN1242 1.0 7/13/2011 PDF 127.2 KB
Input Hysteresis in Lattice CPLD and FPGA Devices
TN1112 1.1 9/1/2006 PDF 465.6 KB
MachXO Density Migration
TN1097 1.0 9/1/2005 PDF 41.2 KB
MachXO JTAG Programming and Configuration User's Guide
TN1086 1.4 6/1/2010 PDF 107.1 KB
MachXO sysCLOCK Design and Usage Guide
TN1089 1.5 9/26/2011 PDF 1 MB
MachXO sysIO Usage Guide
TN1091 1.5 9/15/2010 PDF 425.4 KB
Memory Usage Guide for MachXO Devices
TN1092 1.5 10/1/2010 PDF 1.4 MB
Minimizing System Interruption During Configuration Using TransFR Technology
TN1087 3.7 10/30/2015 PDF 2.4 MB
PCB Layout Recommendations for BGA Packages
TN1074 3.9 3/17/2017 PDF 12.8 MB
Power Decoupling and Bypass Filtering for Programmable Devices
TN1068 1.0 5/1/2004 PDF 31.4 KB
Power Estimation and Management for MachXO Devices
TN1090 1.1 9/1/2007 PDF 1.9 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Package Diagrams
5.4 3/24/2017 PDF 14.9 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
MachXO 2280 Breakout Board Evaluation Kit User's Guide
EB66 1.1 2/21/2015 PDF 3 MB
PCI IP Core User's Guide
PCI Core User Guide for LatticeSC, LatticeECP3, LatticeECP2/M, LatticeECP/EC, LatticeXP, Mach XO, and MachXO2
IPUG18 9.2 11/8/2010 PDF 4.6 MB
POWR1014A Breakout Board Evaluation Kit User's Guide
EB64 01.1 2/13/2012 PDF 1.3 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
8b/10b Encoder/Decoder - Documentation
Also download the source code below
RD1012 1.4 1/13/2015 PDF 1 MB
8b/10b Encoder/Decoder - Source Code
RD1012 1.2 4/12/2011 ZIP 763.4 KB
Advanced SDR SDRAM Controller - Design Documentation
RD1010 4.8 8/20/2014 PDF 920.7 KB
Advanced SDR SDRAM Controller - Source Code
RD1010 4.8 9/12/2014 ZIP 495.7 KB
Arbitration and Switching Between Bus Masters - Documentation
RD1067 1.1 2/22/2010 PDF 512 KB
Arbitration and Switching Between Bus Masters - Source code
RD1067 1.1 2/22/2010 ZIP 284 KB
BSCAN1 - Multiple Boundary Scan Port Addressable Buffer - Documentation
RD1001 7.3 4/18/2011 PDF 160.1 KB
BSCAN1 - Multiple Boundary Scan Port Addressable Buffer - Source Code
RD1001 7.3 4/18/2011 ZIP 152.4 KB
BSCAN2 - Multiple Boundary Scan Port Linker - Source Code
RD1002 4.6 3/13/2014 ZIP 2.6 MB
BSCAN2 - Multiple Scan Port Linker - Documentation
RD1002 4.7 3/5/2015 PDF 1.3 MB
CompactFlash Controller - Documentation
RD1040 1.3 11/8/2010 PDF 531.2 KB
CompactFlash Controller - Source Code
RD1040 1.4 11/8/2010 ZIP 1.5 MB
Control Link Serial Interface - Documentation
RD1051 1.4 11/8/2010 PDF 250.6 KB
Control Link Serial Interface - Source Code
RD1051 1.4 11/8/2010 ZIP 240.7 KB
Delta Sigma ADC - Documentation
RD1063 1.0 10/19/2009 PDF 110.9 KB
Fast Page Mode SDRAM Controller - Documentation
Also download the source code below
RD1014 2.3 11/8/2010 PDF 95.3 KB
Fast Page Mode SDRAM Controller - Source Code
RD1014 2.3 11/8/2010 ZIP 110.4 KB
GPIO Expander, Documentation
RD1065 1.3 4/12/2011 PDF 280.6 KB
GPIO Expander, Source Code
RD1065 1.3 4/12/2011 ZIP 195.5 KB
HDLC Controller for FPGAs - Documentation
RD1038 01.1 9/4/2008 PDF 1.1 MB
HDLC Controller for FPGAs - Source Code
RD1038 1.0 9/4/2008 ZIP 1.2 MB
I2C (Inter-Integrated Circuit) Master Controller - Documentation
RD1005 5.8 3/6/2014 PDF 987.4 KB
I2C (Inter-Integrated Circuit) Master Controller - Source Code
RD1005 5.9 1/10/2015 ZIP 809.7 KB
I2C (Inter-Integrated Circuit) Slave/Peripheral - Documentation
RD1054 1.6 12/1/2014 PDF 801.5 KB
I2C (Inter-Integrated Circuit) Slave/Peripheral - Source Code
RD1054 1.6 12/12/2014 ZIP 764.8 KB
I2C Controller for Serial EEPROMs - Documentation
RD1006 2.6 3/5/2014 PDF 767.9 KB
I2C Controller for Serial EEPROMs - Source Code
RD1006 2.7 1/12/2015 ZIP 613.5 KB
I2C Master with WISHBONE Bus Interface - Documentation
RD1046 1.5 3/12/2014 PDF 1.4 MB
I2C Master with WISHBONE Bus Interface - Source Code
RD1046 1.8 2/1/2016 ZIP 1.4 MB
I2C Slave to SPI Master Bridge - Documentation
RD1094 1.1 12/23/2011 PDF 253.6 KB
I2C Slave to SPI Master Bridge - Source Code
RD1094 1.1 12/23/2011 ZIP 180.4 KB
I2S Controller with WISHBONE Interface Reference Design - Source Code
RD1101 1.1 3/1/2014 ZIP 1.6 MB
I2S Controller with WISHBONE Interface Reference Design Documentation
RD1101 1.1 3/1/2014 PDF 2.4 MB
IDE/ATA Interface Controller - WISHBONE Compatible - Documentation
RD1095 1.0 6/28/2010 PDF 769.8 KB
IDE/ATA Interface Controller - WISHBONE Compatible - Source Code
RD1095 1.0 6/28/2010 ZIP 756.3 KB
LatticeMico8 to WISHBONE Interface Adapter - Documentation
RD1043 1.1 2/23/2010 PDF 126.2 KB
LatticeMico8 to WISHBONE Interface Adapter - Source Code
RD1043 1.1 2/23/2010 ZIP 109.3 KB
LatticeMico8 v3.0 Verilog
3.0 2/19/2008 ZIP 1.1 MB
LatticeMico8 v3.1 Verilog
RD1026 3.1 4/9/2010 ZIP 913.9 KB
LED/OLED Driver - Documentation
RD1103 1.1 3/1/2014 PDF 989.6 KB
LED/OLED Driver - Source code
RD1103 1.1 3/1/2014 ZIP 1.4 MB
LPC (Low Pin Count) Bus Controller - Source Code
RD1049 1.6 4/12/2011 ZIP 517.2 KB
LPC (Low Pin Count) Bus Controller Reference Design - Documentation
RD1049 1.6 4/12/2011 PDF 215.8 KB
MachXO 2280 Breakout Board Evaluation Kit - OrCAD Capture Schematic Source
Design Entry (.dsn) format schematics for the MachXO 2280 Breakout Board.
1.0 3/21/2011 DSN 474.5 KB
MDIO (Management Data Input/Output Interface) Peripheral - WISHBONE Compatible
RD1074 1.1 4/1/2011 PDF 369 KB
MDIO Peripheral - WISHBONE Compatible - Source Code
RD1074 1.1 2/19/2010 ZIP 354.1 KB
NAND Flash Controller - Source Code
RD1055 1.4 11/8/2014 ZIP 912.7 KB
NAND Flash Controller Design - Documentation
RD1055 1.2 11/1/2010 PDF 613.9 KB
NOR Flash Memory Controller with WISHBONE Interface - Documentation
RD1087 1.1 11/8/2010 PDF 254.5 KB
NOR Flash Memory Controller with WISHBONE Interface - Source Code
RD1087 1.1 11/8/2010 ZIP 198.1 KB
PCI Target (33MHz, 32 Bit ) - Source Code
RD1008 3.5 8/20/2013 ZIP 980.4 KB
PCI Target 32-bit/33MHz
RD1008 3.5 8/19/2013 PDF 1.5 MB
PCI to NOR Flash Interface
RD1050 1.1 3/10/2010 PDF 367.9 KB
PCI to NOR Flash Interface - Source Code
RD1050 1.1 3/10/2010 ZIP 3.8 MB
PCI/WISHBONE Bridge
RD1045 1.3 4/10/2011 PDF 244 KB
PCI/WISHBONE Bridge - Source Code
RD1045 1.3 4/10/2011 ZIP 4.5 MB
Power Management Bus Reference Design - Source Code
RD1100 1.1 12/23/2011 ZIP 378.3 KB
Power Management Bus Reference Design Documentation
RD1100 1.1 12/23/2011 PDF 481 KB
Power Supply Fault Logging - Documentation
RD1062 1.2 6/30/2010 PDF 127.8 KB
Power Supply Fault Logging - Source Code
RD1062 1.2 6/30/2010 ZIP 123.4 KB
PWM Fan Controller
RD1060 1.6 9/10/2014 PDF 481.5 KB
PWM Fan Controller - Source Code
RD1060 1.7 1/16/2015 ZIP 2.9 MB
RD1026 LatticeMico8 Microcontroller User's Guide
2.1 11/8/2014 PDF 2.1 MB
Read and Write Usercode - Documentation
RD1041 1.4 9/17/2014 PDF 831.5 KB
Read and Write Usercode - Source Code
RD1041 1.3 3/1/2014 ZIP 618.2 KB
SD Flash Controller - Documentation
RD1048 1.1 1/29/2010 PDF 1.7 MB
SD Flash Controller Using SD Bus - Documentation
RD1088 1.4 3/12/2014 PDF 1.4 MB
SD Flash Controller Using SD Bus - Source Code
RD1088 1.4 3/12/2014 ZIP 5 MB
Serial Peripheral Interface (SPI) - Documentation
RD1075 1.1 12/23/2011 PDF 158.7 KB
Serial Peripheral Interface (SPI) - Source Code
RD1075 1.1 12/23/2011 ZIP 124.8 KB
Simple Sigma-Delta ADC, Documentation
RD1066 1.4 1/1/2015 PDF 546.1 KB
Simple Sigma-Delta ADC, Source Code
RD1066 1.4 1/1/2015 ZIP 270.9 KB
Single-Wire Controller for Digital Temp Sensors Reference Design - Source Code
RD1099 1.0 11/8/2010 ZIP 513.1 KB
Single-Wire Controller for Digital Temp. Sensors Reference Design Documentation
RD1099 1.0 11/8/2010 PDF 574.4 KB
SMBus Controller Reference Design Documentation
RD1098 1.0 11/8/2010 PDF 2.4 MB
SMBus Controller Reference Design Source Code
RD1098 1.0 11/8/2010 ZIP 2.2 MB
SPI Flash Controller with Wear Leveling
RD1102 1.0 11/8/2010 PDF 1 MB
SPI Flash Controller with Wear Leveling - Source code
RD1102 1.0 11/8/2010 ZIP 952.2 KB
SPI GPIO Expander - Documentation
RD1073 1.1 12/23/2010 PDF 212.5 KB
SPI GPIO Expander - Source Code
RD1073 1.1 12/23/2010 ZIP 161.6 KB
SPI WISHBONE Controller - Documentation
RD1044 1.7 3/1/2014 PDF 960 KB
SPI WISHBONE Controller - Source Code
RD1044 1.8 1/12/2015 ZIP 477.7 KB
UART (Universal Asynchronous Receiver/Transmitter) - Source Code
RD1011 1.7 1/1/2015 ZIP 766.4 KB
Wake on LAN - Documentation
RD1096 1.0 6/24/2010 PDF 311.6 KB
Wake on LAN - Source Code
RD1096 1.0 6/24/2010 ZIP 283.1 KB
WISHBONE UART - Documentation
RD1042 1.6 12/1/2014 PDF 1.4 MB
WISHBONE UART - Source Code
RD1042 1.6 12/1/2014 ZIP 58.5 MB
WISHBONE-Compatible LCD Controller - Documentation
RD1053 1.2 11/8/2010 PDF 165.4 KB
WISHBONE-Compatible LCD Controller - Source Code
RD1053 1.2 11/8/2010 ZIP 140.9 KB
TITLE NUMBER VERSION DATE FORMAT SIZE
MachXO 300 mm Fab Transition Circuit Observations Mitigation
PB1377 1.2 10/12/2016 PDF 75.3 KB
TITLE NUMBER VERSION DATE FORMAT SIZE
ACN 05A-13 XO Transfer
Mask Set
ACN05A-13 7/11/2013 PDF 118.7 KB
ACN03D-11 Withdrawal of ACN03C-11
Material Set
ANC03D-11 1 4/1/2011 PDF 796.6 KB
PCN 02A-15 Affected_OPN_Listing
Discontinuance
3.0 8/12/2015 XLSX 310.4 KB
PCN 02A-15 SnPb and Select Mature Family Discontinuance
1.0 6/18/2015 PDF 316.9 KB
PCN 03B13 Alternate Qualified Assembly Test Site Alternate Qualified Material Sets ASE Taiwan
Assembly Site, Material Set
PCN03B 1.0 11/14/2014 PDF 229.6 KB
PCN 09A-12 Affected Devices
Assembly Site
PCN09A-12 1.0 5/14/2012 XLSX 121 KB
PCN 09A-12 Alternate Qualified Material Set, Assembly Site for Select Lattice Families
PCN09A-12 1.0 5/14/2012 PDF 160.2 KB
PCN 09A-12 Frequently Asked Questions
PCN09A-12 1.0 5/11/2012 PDF 178.9 KB
PCN 09A-12 Material Set Changes
Assembly Site
PCN09A-12 1.0 5/14/2012 XLSX 121 KB
PCN02A-15 Frequently Asked Questions
2.0 6/18/2015 DOCX 60.8 KB
PCN03A-13 Alternate Qualified Assembly and Material Sets for Select Devices
PCN03A-13 6/28/2013 PDF 202.5 KB
PCN03A-13 Device Characterization Report
PCN03A-13 6/28/2013 PDF 981.3 KB
PCN03A-13 FAQs
PCN03A-13 6/28/2013 PDF 458.3 KB
PCN03A-14 Affected Part Number List
PCN03A-14 1.0 4/4/2014 XLSX 60 KB
PCN03A-14 Characterization Report
PCN03A-14 1.0 4/4/2014 PDF 919.5 KB
PCN03A-14 FAQ
PCN03A-14 1.0 4/4/2014 PDF 452.5 KB
PCN03A-14 Material Set Table
PCN03A-14 1.0 4/4/2014 XLSX 26.9 KB
PCN03B-13 Affected Part Number and Material Sets
PCN03B-13 6/28/2013 XLSX 69 KB
PCN03B-14 Notification of Intent to Utilize an Alternate Qualified Assembly Site/Test Site and/or Alternate Qualified Material Sets for Select Lattice Products
PCN03B-14 1.0 11/21/2014 PDF 229.9 KB
PCN05A-14 Affected Part Number List
PCN05A-14 1.0 6/6/2014 XLSX 18.6 KB
PCN05A-14 Characterization Report
PCN05A-14 1.0 6/6/2014 PDF 499.2 KB
PCN05A-14 FAQ
PCN05A-14 1.0 6/6/2014 PDF 193.9 KB
PCN05A-14 Notification of Intent to Utilize an Alternate Qualified Foundry and Alternate Qualified Mask Sets for the MachXO Products
Foundry, Mask Set
PCN05A-14 1.1 2/5/2016 PDF 152.8 KB
PCN06A-14 Affected Device List
PCN06A-14 1.0 10/3/2014 XLSX 45.1 KB
PCN06A-14 Characterization Report
PCN06A-14 1.0 10/3/2014 PDF 563.7 KB
PCN06A-14 Material Set Table
PCN06A-14 1.0 10/3/2014 XLSX 13.7 KB
PCN06B-14 Notification of Intent to Utilize an Alternate Qualified Assembly Site/Test Site and Alternate Qualified Material Sets for Select Lattice Products
PCN06B-14 1.0 11/21/2014 PDF 229.5 KB
PCN06C-11 Withdrawal of PCN06B-11
Material Set
PCN06C-11 1.0 8/1/2011 PDF 838.5 KB
PCN07A-14 Automotive XO foundry transfer
PCN07A-14 1.0 12/18/2014 PDF 430.8 KB
PCN07A-14 FAQ
Foundry, Mask Set
PCN07A-14 1.0 12/18/2014 PDF 89.6 KB
PCN07A-14 LA-MachXO Product Family AEC-Q100 Qualification Summary
PCN07A-14 1.0 12/18/2014 PDF 638.8 KB
PCN07C-11 Withdrawal of PCN07B-11
Material Set
PCN07C-11 1.0 8/1/2011 PDF 917.9 KB
PCN08A13_AffectedDevices
Other
PCN08A-13 1 9/26/2013 XLSX 78.2 KB
PCN14A-09 MachXO2280 324-ftBGA ASEM AQAS AQMS - Japanese Language
PCN14A-09 1 8/1/2009 PDF 132.1 KB
PCN14A-09 Notification of Intent to Utilize AQAS and AQMS for MachXO 324-ftBGA Devices
PCN14A-09 1 8/1/2009 PDF 41.8 KB
TITLE NUMBER VERSION DATE FORMAT SIZE
Lattice OrCAD Capture Schematic Library (OLB)
This file contains a OrCAD Capture Schematic Library (OLB file type) for all Lattice products. This .zip file also includes a .xls worksheet with a list of the contents of the OLB. These symbols can be used to help with OrCAD schematic designs.
5.7 12/22/2016 ZIP 898.7 KB
TITLE NUMBER VERSION DATE FORMAT SIZE
MachXO Control Development Kit Brochure
I0206 1.0 10/19/2009 PDF 1007.2 KB
MachXO Mini Development Kit Product Brief
I0199 1.0 2/23/2009 PDF 815.3 KB
MachXO Product Brief
I0176 7.0 1/14/2013 PDF 1.3 MB
MachXO Product Brief (Chinese)
I0176C 8.0 1/14/2013 PDF 1.3 MB
MachXO Product Brief (Japanese)
I0176J 7.0 4/2/2010 PDF 1.2 MB
Product Selector Guide
I0211 8.0 2/21/2017 PDF 9.3 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Lattice MachXO Product Family Qualification Summary
Deleted last three pages
H 1/23/2015 PDF 654.9 KB
TITLE NUMBER VERSION DATE FORMAT SIZE
Creating An ADC Using FPGA Resources
1.0 3/1/2010 PDF 272.2 KB
Dual Sensor Design Solution - White Paper (Chinese Language Version)
1.0 5/31/2012 PDF 236.6 KB
Expanding Microprocessor Connectivity Using Low-cost FPGAs
1.0 8/28/2013 PDF 474.4 KB
ispMACH 4000ZE Practical Low Power CPLD Design
8/25/2009 PDF 136.5 KB
Low Cost Board Layout Techniques for Designing with PLDs in BGA Packages
1.0 7/1/2010 PDF 443.6 KB
Low Cost Board Layout Techniques for Designing with PLDs in BGA Packages (Chinese Language)
1.0 7/1/2010 PDF 488.5 KB
MachXO PLDs in System Control Designs
1.0 10/19/2009 PDF 876.7 KB
MachXO: Optimized Programmable Devices for Bus Interfaces, Bridges and Control
7/1/2005 PDF 126.7 KB
MachXO: Platform Management Using Low-Cost Non-Volatile PLDs
2/23/2009 PDF 512.9 KB
MachXO: Platform Management Using Low-Cost Non-Volatile PLDs (Chinese Language)
1.0 6/8/2009 PDF 389.2 KB
Pre-tested Design Accelerates Development
1.0 3/1/2010 PDF 299.3 KB
Pre-tested Design Accelerates Development (Chinese Language)
1.0 6/28/2010 PDF 1.1 MB
Pre-tested Design Accelerates Development (Korean Language)
1.0 3/1/2010 PDF 1.4 MB
Pre-tested Design Accelerates Development (Traditional Chinese Language)
1.0 6/28/2010 PDF 1.2 MB
The Challenges of Automotive Vision Systems Design
4/1/2007 PDF 341.5 KB
TITLE NUMBER VERSION DATE FORMAT SIZE
[BSDL] LCMXO640C ftBGA 256
1.04 4/24/2008 BSM 37.9 KB
[BSDL] LCMXO1200C caBGA 256
1.00 6/29/2009 BSM 43.8 KB
[BSDL] LCMXO1200C csBGA 132
1.03 4/16/2008 BSM 34.9 KB
[BSDL] LCMXO1200C ftBGA 256
1.02 4/16/2008 BSM 44.4 KB
[BSDL] LCMXO1200C TQFP 100
1.02 4/16/2008 BSM 32.1 KB
[BSDL] LCMXO1200C TQFP 144
1.03 4/16/2008 BSM 35.9 KB
[BSDL] LCMXO1200E caBGA 256
1.00 6/29/2009 BSM 43.2 KB
[BSDL] LCMXO1200E csBGA 132
1.03 4/16/2008 BSM 34.2 KB
[BSDL] LCMXO1200E ftBGA 256
1.02 4/16/2008 BSM 43.7 KB
[BSDL] LCMXO1200E TQFP 100
1.02 4/16/2008 BSM 31.4 KB
[BSDL] LCMXO1200E TQFP 144
1.03 4/16/2008 BSM 35.3 KB
[BSDL] LCMXO2280C caBGA 256
1.00 6/29/2009 BSM 48.1 KB
[BSDL] LCMXO2280C csBGA 132
1.03 4/16/2008 BSM 39.2 KB
[BSDL] LCMXO2280C ftBGA 256
1.03 4/16/2008 BSM 48.8 KB
[BSDL] LCMXO2280C ftBGA 324
1.03 4/16/2008 BSM 54.2 KB
[BSDL] LCMXO2280C TQFP 100
1.03 4/16/2008 BSM 36.5 KB
[BSDL] LCMXO2280C TQFP 144
1.03 4/16/2008 BSM 40.3 KB
[BSDL] LCMXO2280E caBGA 256
1.00 6/29/2009 BSM 47.6 KB
[BSDL] LCMXO2280E csBGA 132
1.03 4/16/2008 BSM 38.5 KB
[BSDL] LCMXO2280E ftBGA 256
1.03 4/16/2008 BSM 48.1 KB
[BSDL] LCMXO2280E ftBGA 324
1.03 4/16/2008 BSM 53.5 KB
[BSDL] LCMXO2280E TQFP 100
1.03 4/16/2008 BSM 35.8 KB
[BSDL] LCMXO2280E TQFP 144
1.03 4/16/2008 BSM 39.6 KB
[BSDL] LCMXO256C csBGA 100
1.04 4/16/2008 BSM 23 KB
[BSDL] LCMXO256C TQFP 100
1.04 4/16/2008 BSM 23 KB
[BSDL] LCMXO256E csBGA 100
1.04 4/16/2008 BSM 22.3 KB
[BSDL] LCMXO640C caBGA 256
1.00 6/29/2009 BSM 36.9 KB
[BSDL] LCMXO640C csBGA 100
1.04 4/16/2008 BSM 28.7 KB
[BSDL] LCMXO640C csBGA 132
1.04 4/16/2008 BSM 31.1 KB
[BSDL] LCMXO640C fpBGA 256
1.04 4/16/2008 BSM 37.8 KB
[BSDL] LCMXO640C TQFP 100
1.04 4/16/2008 BSM 28.7 KB
[BSDL] LCMXO640C TQFP 144
1.04 4/16/2008 BSM 32.1 KB
[BSDL] LCMXO640E caBGA 256
1.00 6/29/2009 BSM 36.3 KB
[BSDL] LCMXO640E csBGA 100
1.04 4/16/2008 BSM 28 KB
[BSDL] LCMXO640E csBGA 132
1.04 4/16/2008 BSM 30.5 KB
[BSDL] LCMXO640E fpBGA 256
1.04 4/16/2008 BSM 37.1 KB
[BSDL] LCMXO640E ftBGA 256
1.04 4/24/2008 BSM 37.1 KB
[BSDL] LCMXO640E TQFP 100
1.04 4/16/2008 BSM 28 KB
[BSDL] LCMXO640E TQFP 144
1.04 4/16/2008 BSM 31.5 KB
TITLE NUMBER VERSION DATE FORMAT SIZE
XO Device Family DELPHI Models
1.0 9/3/2009 ZIP 318.3 KB
TITLE NUMBER VERSION DATE FORMAT SIZE
[IBIS] Lattice MachXO
2.2 9/1/2009 IBS 25.5 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
BGA Breakout and Routing Example #1 - BN256
TN1074 1.0 12/29/2009 ZIP 926.8 KB
BGA Breakout and Routing Example #1 - MN100
TN1074 1.0 12/29/2009 ZIP 1.1 MB
BGA Breakout and Routing Example #1 - MN132
TN1074 1.0 12/29/2009 ZIP 803.6 KB
BGA Breakout and Routing Example #2 - BN256
TN1074 1.0 12/29/2009 ZIP 791.8 KB
BGA Breakout and Routing Example #2 - MN100
TN1074 1.0 12/29/2009 ZIP 719.4 KB
BGA Breakout and Routing Example #2 - MN132
TN1074 1.0 12/29/2009 ZIP 804.3 KB
MachXO 2280 Breakout Board PCB Artwork
PCB Design (.brd) format PCB artwork and PDF for the MachXO 2280 Breakout board.
1.0 3/21/2011 ZIP 3.5 MB
POWR1014A Breakout Board OrCAD Schematic Source
Design Entry (.dsn) format schematics for the POWR1014A Breakout Board.
1.0 3/21/2011 DSN 302 KB
POWR1014A Breakout Board PCB Artwork
PCB Design (.brd) format PCB artwork and PDF for the POWR1014A Breakout board.
1.0 3/21/2011 ZIP 3.6 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
MachXO 2280 Breakout Board Evaluation Kit Source Code
This demo includes the Lattice Diamond project source for the preprogrammed demonstration design. It programs the LCMXO2280-FTN256 with a counter circuit using the embedded oscillator timer and sysIO Buffers configured for LED drive
1.0 3/21/2011 ZIP 10.7 KB


Support