iCEblink40HX1K Evaluation Kit

A low-cost platform for evaluating and developing with the low-power iCE40HX1K FPGA. The board provides access to general-purpose I/O and includes capacitive-touch buttons and LEDs. The board is powered and programmed via USB. An on-board microcontroller enables two-way communication with the iCE40HX1K FPGA.

The free iCEcube2™ development tool controls programming, accesses virtual I/O functions, and runs the included demos. iCEcube2 can be downloaded from the Lattice website.

Features

  • High-performance, low-power iCE40HX1K FPGA in a 100-pin TQFP package
  • USB programming, debugging, virtual I/O functions and power supply 
  • Four user LEDs
  • Four capacitive-touch buttons
  • 3.3 MHz clock source
  • 1Mbit SPI serial configuration PROM
  • Supported by iCEcube2 design software
  • 68 LVCMOS/LVTTL (3.3V) digital I/O connections on 0.1" through-hole connections
  • Supports third-party I/O expansion boards and modules, including 3.3V Arduino Shield boards (requires additional sockets, not supplied)

Jump to

Kit Contents

  • iCEblink40 HX1K Board
  • USB Mini Cable for power & programming
  • QuickStart Guide

Board Photos

Top View

Click image to enlarge

Bottom View

Click image to enlarge

Side View

Click image to enlarge

Ordering Information

  • This product is no longer available for purchase
  • The information provided here is for reference purposes only
  • Reference number: ICE40HX1K-BLINK-EVN

Documentation

Quick Reference
Technical Resources
Downloads
TITLE NUMBER VERSION DATE FORMAT SIZE
iCEblink40-HX1K Evaluation Kit User's Guide
Describes the features and functionality of the board, including schematics.
EB73 01.1 9/18/2012 PDF 3.2 MB
iCEblink40-HX1K QuickStart Guide
QS015 5/4/2012 PDF 3.3 MB
CapSense Demo for iCEblink40 Evaluation Kits - User's Guide
UG64 1.0 10/17/2012 PDF 2.1 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
CapSense Demo for iCEblink40 Evaluation Kits - User's Guide
UG64 1.0 10/17/2012 PDF 2.1 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
CapSense Demo for iCEblink40-HX1K Evaluation Kit
2.0 7/18/2013 RAR 1.5 MB
iCEblink-HX1K Default Design Files
This is a .zip of the default design that is programmed onto each new board. This include the programming file and the Verilog source.
7/18/2013 RAR 13.1 KB
iCEblink-HX1K Gerber
5/4/2012 ZIP 102.1 KB
iCEblink-HX1K Schematic
5/4/2012 PDF 133.4 KB


Support

Technical Support

Need Help? We're Here to Assist You

Quality & Reliability

Reference Material to Help Answer Your Questions

Like most websites, we use cookies and similar technologies to enhance your user experience. We also allow third parties to place cookies on our website. By continuing to use this website you consent to the use of cookies as described in our Cookie Policy.