莱迪思解决方案

这里有轻松快速实现设计所需的全部资源

Share This Result >

Narrow Your Results



Solution Type



Device Support


























Tags































































































































































Providers

Clear All
  • Secure Connected Motion Control Platform

    Reference Design

    Secure Connected Motion Control Platform

    ​​This platform offers resilient connectivity, low power consumption, high performance, and robust security is increasing across various industries.​
    Secure Connected Motion Control Platform
  • USB到I/O聚合和桥接参考设计

    Reference Design

    USB到I/O聚合和桥接参考设计

    USB到I/O桥接参考设计为支持USB的FPGA提供即插即用外设扩展,还支持从USB到I2C、SPI和GPIO的信号协议转换。
    USB到I/O聚合和桥接参考设计
  • 莱迪思和英伟达合作开发的网络边缘AI解决方案

    Reference Design

    莱迪思和英伟达合作开发的网络边缘AI解决方案

    该开发板充分集成到NVIDIA IGX/AGX™系统软件中,提供开源支持IP和易于编程的系统控制。
    莱迪思和英伟达合作开发的网络边缘AI解决方案
  • 目标分类参考设计

    Reference Design

    目标分类参考设计

    该参考设计展示了在网络边缘设备应用中实现基于机器学习的目标分类示例。
    目标分类参考设计
  •  手势检测

    Reference Design

    手势检测

    使用红外图像传感器实现基于AI的低功耗手势检测系统
     手势检测
  • 莱迪思Sentry采用MachXO3D的可信根参考设计

    Reference Design

    莱迪思Sentry采用MachXO3D的可信根参考设计

    该设计采用莱迪思Sentry IP帮助您开发和测试一套完整的符合NIST 800-193规范的PFR解决方案。您还可以对其进行修改满足特定需求。
    莱迪思Sentry采用MachXO3D的可信根参考设计
  • Lattice Sentry Root of Trust Reference Design for Mach-NX

    Reference Design

    Lattice Sentry Root of Trust Reference Design for Mach-NX

    This design utilizes Platform Firmware Resiliency System Root of Trust to help develop and test a complete NIST 800-193 compliant security system that protects, detects, and recovers.
    Lattice Sentry Root of Trust Reference Design for Mach-NX
  • 5G Small Cell PCIe to JESD204B Bridge Reference Design

    Reference Design

    5G Small Cell PCIe to JESD204B Bridge Reference Design

    5G Mid-Power Integrated Small Cell, reference platform is a comprehensive development board tailored for 5G baseband processors and transceiver frontends.
    5G Small Cell PCIe to JESD204B Bridge Reference Design
  • GHRD/GSRD参考设计

    Reference Design

    GHRD/GSRD参考设计

    黄金硬件和软件参考设计(GSRD)包括了使用基于CertusPro-NX Versa开发板开发各种应用所需的组件。
  • Lattice ORAN™控制参考设计

    Reference Design

    Lattice ORAN™控制参考设计

    莱迪思ORAN支持通过I3C/SMBus/I2C/PCIe实现安全的带外通信,并通过软件API为客户提供Crypto-256和Crypto-384加密服务。
    Lattice ORAN™控制参考设计
  • MIPI CSI-2转HDMI参考设计

    Reference Design

    MIPI CSI-2转HDMI参考设计

    MIPI CSI-2转HDMI参考设计包括了仿真设计所需的可综合的MIPI-HDMI内核设计和激励发生器、检查器和测试平台。
    MIPI CSI-2转HDMI参考设计
  • MPESTI Initiator Reference Design

    Reference Design

    MPESTI Initiator Reference Design

    MPESTI Initiator Reference Design provides the solution template which is compliant with the MPESTI Base Specification.
    MPESTI Initiator Reference Design
  • TSEMAC & SGMII Reference Design

    Reference Design

    TSEMAC & SGMII Reference Design

    Lattice TSEMAC & SGMII Reference Design implements 1G/100M/10M Ethernet application using a TSEMAC IP Core with a SGMII PCS IP Core in loopback mode.
    TSEMAC & SGMII Reference Design
  • 条码检测参考设计

    Reference Design

    条码检测参考设计

    该演示使用了CertusPro-NX语音和视觉机器学习板及其基于Yolov5 NN模型的摄像头条形码检测功能。
    条码检测参考设计
  • 莱迪思ORAN IEEE 1588 PTP安全同步参考设计

    Reference Design

    莱迪思ORAN IEEE 1588 PTP安全同步参考设计

    莱迪思ORAN 1.1参考设计展示了如何提供高度可靠的时间同步和相位对齐,从而在5G ORAN网络中实现精确的定时。
    莱迪思ORAN IEEE 1588 PTP安全同步参考设计
  • 莱迪思Sentry 2.2 BKC参考设计

    Reference Design

    莱迪思Sentry 2.2 BKC参考设计

    莱迪思Sentry最佳配置(Best-Known Configrations)参考设计为实现PFR设计提供了基本框架。
    莱迪思Sentry 2.2 BKC参考设计
  • APB to AHB-Lite Bridge Reference Design

    Reference Design

    APB to AHB-Lite Bridge Reference Design

    The APB to AHB-Lite Bridge Reference Design provides an interface between the low power APB and the high-speed AHB-Lite.
    APB to AHB-Lite Bridge Reference Design
  • DisplayPort & 视频缩放器参考设计

    Reference Design

    DisplayPort & 视频缩放器参考设计

    Lattice Drive DisplayPort和视频缩放器参考设计可轻松评估各种DisplayPort接口。
    DisplayPort & 视频缩放器参考设计
  • HyperRAM Memory Controller Reference Design

    Reference Design

    HyperRAM Memory Controller Reference Design

    Implements First-Generation HyperRAM Specifications
    HyperRAM Memory Controller Reference Design
  • LVDS Tunneling Protocol and Interface Reference Design

    Reference Design

    LVDS Tunneling Protocol and Interface Reference Design

    The DC-SCM 2.0 LTPI Reference Design provides multiple solution compliant with DC-SCM 2.0 with a standardized DC-SCI and aggregating multiple data channels.
    LVDS Tunneling Protocol and Interface Reference Design
  • Page 1 of 9
    First Previous
    1 2 3 4 5 6 7 8 9
    Next Last