What is the "TRC_DQS*" in DDR3 SDRAM Controller IP?
All the TRC_DQS parameters below are for write leveling mode and used only for the simulation.
TRC_DQS0=1000
TRC_DQS1=1000
TRC_DQS2=1000
TRC_DQS3=1000
TRC_DQS4=1000
TRC_DQS5=1000
TRC_DQS6=1000
TRC_DQS7=1000
TRC_DQS8=1000
Referring to DDR3 DIMM memory model in the generated core package, users can find these parameters to provide fly by wiring modeling for simulation. If the user selected the write leveling mode, the parameters will have different values to model the fly by wiring. Otherwise, users should be the same value. It is only for simulation to support Write Leveling and should not affect the HW behavior unless you make a change on Write leveling setting.