The Lattice Semiconductor Timer/Counter IP generate up to eight timers configured to operate individually. Consists of a prescaler block that counts the clock source and provides outputs of divided by 2, 4, 8, and so on. This is used to slow down the counting rate of the timer.
The design is implemented in Verilog. It can be configured and generated using Lattice Propel™ Builder. It is targeted for all devices and implemented using the Lattice Radiant™ and Lattice Diamond® software Place and Route tool integrated with the Synplify Pro® synthesis tool.
Tracks timeouts - Timer/Counter IP is used to track timeouts in the system. It generates an interrupt to the CPU when a timeout is detected.
User-configurable for software-controlled start and stop - the start and stop bits of control register are controllable through Advance Peripheral Bus (APB) access.
Timer Register Write Accessibility – the period register is writable through Advance Peripheral Bus (APB) access and specified in the attribute Timer Preloaded Value