Lattice PAR Report File
Radiant Software (64-bit) 2025.1.b.49.0
Sat Nov 15 12:18:31 2025

Command Line: par -w -n 1 -t 1 -s 1 -cores 1 -hsp m -exp parPathBased=ON \
	byteCounter_impl_1_map.udb byteCounter_impl_1.udb 


Cost Table Summary
Level/       Number       Estimated       Timing       Estimated Worst    Timing          Run      Run
Cost [udb]   Unrouted     Worst Slack     Score        Slack(hold)        Score(hold)     Time     Status
----------   --------     -----------     ------       ---------------    -----------     ----     ------
5_1   *      0            -               -            -                  -               15       Completed
* : Design saved.

Total (real) run time for 1-seed: 15 secs 

par done!


Best Par Run
PAR: Place And Route Radiant Software (64-bit) 2025.1.b.49.0.
PARed on: Sat Nov 15 12:18:31 2025

Command Line: par -w -t 1 -cores 1 -hsp m -exp parPathBased=ON \
	byteCounter_impl_1_map.udb byteCounter_impl_1_par.dir/5_1.udb 

Loading byteCounter_impl_1_map.udb ...
Loading device for application GENERIC from file 'xo4f9400.nph' in environment: C:/lscc/radiant/2025.1/ispfpga.
Package Status:                     Advanced       Version 2.
Performance Hardware Data Status: Version 0.0.



Design:  byteCounter
Family:  LFMXO4
Device:  LFMXO4-110HC
Package: BBG484
Performance Grade:   5


Constraint Summary
   Total number of constraints: 10
   Total number of constraints dropped: 0

Number of Signals: 165
Number of Connections: 372

Device utilization summary:

   APIO               0/0                    
   GSR                0/1             0% used
   IOLOGIC            0/384           0% used
   OSC                1/1           100% used
   SLICE            109/4700          2% used
   PIO (prelim)       9/382           2% used
                      9/382           2% bonded
   START              0/1             0% used
   CENTEST            0/298           0% used
   SYS5               0/0                    
   CLKDIV             0/4             0% used
   JTAG               0/1             0% used
   EBR                0/48            0% used
   PLL                0/2             0% used
   DCM                0/388           0% used
   PCNTR              0/1             0% used
   DQSDLL             0/2             0% used
   DCC                0/400           0% used
   EFB                0/1             0% used
   SED                0/1             0% used
   BCPG               0/13            0% used
   BCINRD             0/13            0% used
   TSALL              0/1             0% used
   DLLDEL             0/8             0% used
   ECLKSYNC           0/4             0% used
   ECLKBRIDGECS         0/4             0% used
   BSIOLOGIC          0/388           0% used
   BIOLOGIC           0/388           0% used
   RIOLOGIC           0/0                    
   TSIOLOGIC          0/388           0% used
   TIOLOGIC           0/388           0% used
   PLLREFCS           0/4             0% used
   BCLVDSO            0/13            0% used
   CLKFBBUF           0/388           0% used
   DQSDLLTEST         0/298           0% used


Pin Constraint Summary:
   9 out of 9 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    clk_p (driver: OSCInst0, clk load #: 58)


No signal is selected as secondary clock.

...........
Finished Placer Phase 0 (HIER). CPU time: 3 secs , REAL time: 4 secs 

Starting Placer Phase 1. CPU time: 3 secs , REAL time: 4 secs 
..  ..
....................

Placer score = 26306.

Device SLICE utilization summary after final SLICE packing:
   SLICE            109/4700          2% used

Finished Placer Phase 1. CPU time: 9 secs , REAL time: 10 secs 

Starting Placer Phase 2.
.

Placer score =  26306
Finished Placer Phase 2.  CPU time: 9 secs , REAL time: 10 secs 



Clock Report

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "clk_p" from OSC on comp "OSCInst0" on site "OSC", clk load = 58

  PRIMARY  : 1 out of 8 (12%)
     DCS   : 0 out of 2 (0%)
     DCC   : 1 out of 8 (12%)
  SECONDARY: 0 out of 8 (0%)

Edge Clocks:
  No edge clock selected.




I/O Usage Summary (final):
   9 + 4(JTAG) out of 382 (3.4%) PIO sites used.
   9 + 4(JTAG) out of 382 (3.4%) bonded PIO sites used.
   Number of PIO comps: 9; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+-----------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref |
+----------+---------------+------------+-----------+
| 0        | 0 / 94 (  0%) | -          | OFF@OFF   |
| 1        | 0 / 96 (  0%) | -          | OFF@OFF   |
| 2        | 0 / 96 (  0%) | -          | OFF@OFF   |
| 3        | 0 / 36 (  0%) | -          | OFF@OFF   |
| 4        | 0 / 24 (  0%) | -          | OFF@OFF   |
| 5        | 9 / 36 ( 25%) | 2.5V       | OFF@OFF   |
+----------+---------------+------------+-----------+

Total Placer CPU time: 9 secs , REAL time: 10 secs 


Checksum -- place: f9e6ec8fdd264a6551070762c62280ef81403c67
Writing design to file byteCounter_impl_1_par.dir/5_1.udb ...


-----------------------------------------------------------------
INFO - par: ASE feature is off due to non timing-driven settings.  
-----------------------------------------------------------------


Start NBR router at 12:18:41 11/15/25

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in timing report. You should always run the timing    
      tool to verify your design.                                
*****************************************************************

Starting routing resource preassignment
Preassignment Summary:
--------------------------------------------------------------------------------
86 connections routed (of 372 total) (23.12%)
--------------------------------------------------------------------------------
Completed routing resource preassignment

Start NBR section for initial routing at 12:18:46 11/15/25
Level 4, iteration 1
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Routing in Serial Mode ......
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
9(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs 

Info: Initial congestion level at 75.00% usage is 0
Info: Initial congestion area  at 75.00% usage is 0 (0.00%)

Start NBR section for normal routing at 12:18:46 11/15/25
Level 4, iteration 1
7(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs 
Level 4, iteration 2
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 5 secs 

Start NBR section for post-routing at 12:18:46 11/15/25

End NBR router with 0 unrouted connection(s)

Checksum -- route: 46a2625594763ac9fb6084076bf8c6649db6f24c

Total CPU time 4 secs 
Total REAL time: 5 secs 
Completely routed.
End of route.  372 routed (100.00%); 0 unrouted.

Writing design to file byteCounter_impl_1_par.dir/5_1.udb ...


All signals are completely routed.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Estimated worst slack<setup/<ns>> = <n/a>
PAR_SUMMARY::Timing score<setup/<ns>> = <n/a>
PAR_SUMMARY::Estimated worst slack<hold/<ns>> = <n/a>
PAR_SUMMARY::Timing score<hold/<ns>> = <n/a>
PAR_SUMMARY::Number of errors = 0

Note: user must run 'timing' for timing closure signoff.

Total CPU  Time: 14 secs 
Total REAL Time: 15 secs 
Peak Memory Usage: 199.41 MB


par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2025 Lattice Semiconductor Corporation,  All rights reserved.





















































Contents