



FIFO Memory Modules

Release Notes

FPGA-RN-02095-1.1

March 2026

Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUNDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

Inclusive Language

This document was created consistent with Lattice Semiconductor's inclusive language policy. In some cases, the language in underlying tools and other items may not yet have been updated. Please refer to Lattice's inclusive language [FAQ 6878](#) for a cross reference of terms. Note in some cases such as register names and state names it has been necessary to continue to utilize older terminology for compatibility.

Contents

Contents	3
1. Introduction	4
2. Non-MachXO4 Devices	4
2.1. FIFO IP	4
FIFO IP V2.5.0.....	4
FIFO IP Earlier Version	4
2.2. FIFO_DC IP.....	5
FIFO_DC IP v2.7.0	5
FIFO_DC IP Earlier Versions	5
3. MachXO4 Devices.....	6
3.1. FIFO_DC IP.....	6
FIFO_DC IP v3.0.1	6
FIFO_DC IP v3.0.0	6
References.....	7
Technical Support Assistance	8

1. Introduction

This document contains the Release Notes for the FIFO and FIFO_DC Memory Modules IPs. For specific details about the IPs, refer to the following:

- [FIFO Memory Modules User Guide \(FPGA-IPUG-02182\)](#)

2. Non-MachXO4 Devices

2.1. FIFO IP

FIFO IP V2.5.0

Software	Software Version	Summary of Changes
Lattice Radiant™	2024.2	Fixed inconsistent reset behavior of registered data output for LUT-based FIFO Controller

FIFO IP Earlier Version

IP Version	Summary of Changes
2.4.0	Updated fix for FWFT behavior
2.3.0	Fix PMI support
2.2.0	Fixed FWFT behavior
2.1.0	Added FWFT Support for Nexus and Avant devices.
2.0.0	Added LAV-AT support.
1.4.0	Fixed almost empty flag for HW Controller Implementation.
1.3.0	Added UT24C and UT24CP support.
1.2.0	Added LFMXO5 support and Propel 2.1 Software support.
1.1.0	Added LFCPNX support and Hard FIFO flag sync.
1.0.2	Updated testbench.
1.0.1	Added LFD2NX support and Hard FIFO Controller support.
1.0.0	Initial release.

2.2. FIFO_DC IP

FIFO_DC IP v2.7.0

Software	Software Version	Summary of Changes
Lattice Radiant	2025.2	Disable Hard IP Implementation for LAV-AT-E30B

FIFO_DC IP Earlier Versions

IP Version	Summary of Changes
2.6.0	Disable Hard IP Implementation for LAV-AT-E70B
2.5.0	Fixed mixed-width configurations
2.4.0	Various fixes and performance improvements
2.3.0	Fixed asynchronous reset of FIFO flags for LUT-based Controller Implementation
2.2.0	Fixed FWFT behavior
2.1.0	Added FWFT support for Nexus and Avant devices.
2.0.0	Added LAV-AT support.
1.4.0	Fixed almost empty flag for HW Controller Implementation.
1.3.0	Added UT24C and UT24CP support.
1.2.0	Added LFMXO5 support and Propel 2.1 Software support.
1.1.0	Added LFPCNX support and Hard FIFO flag sync.
1.0.2	Updated testbench.
1.0.1	Added LFD2NX support and Hard FIFO Controller support.
1.0.0	Initial release.

3. MachXO4 Devices

3.1. FIFO_DC IP

FIFO_DC IP v3.0.1

Software	Software Version	Summary of Changes
Lattice Radiant	2025.2.1	<ul style="list-style-type: none">Converted RTL to Verilog filesAdded support for LUT memory typeAdded <i>Static – Dual Threshold, Dynamic – Single Threshold, and Dynamic – Dual Threshold</i> support for almost full and almost empty flags in EBR

FIFO_DC IP v3.0.0

Software	Software Version	Summary of Changes
Lattice Radiant	2025.2	Added support for MachXO4 device.

References

- [FIFO Memory Modules User Guide \(FPGA-IPUG-02182\)](#)
- [Certus-N2](#) web page
- [Certus-NX](#) web page
- [CertusPro-NX](#) web page
- [CrossLink-NX](#) web page
- [IP Core](#) web page
- [iCE40 UltraPlus](#) web page
- [Lattice Avant Platform](#) web page
- [Lattice Insights](#) for Lattice Semiconductor training courses and learning plans
- [Lattice Propel Design Environment](#) web page
- [Lattice Radiant Software](#) web page
- [Lattice Solutions IP Cores](#) web page
- [Lattice Solutions Reference Designs](#) web page
- [MachXO4](#) web page
- [MachXO5-NX](#) web page

Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport.

For frequently asked questions, please refer to the Lattice Answer Database at www.latticesemi.com/Support/AnswerDatabase.



www.latticesemi.com