

MachXO4 DDR Generic Module

IP Version: v3.0.0

User Guide

FPGA-IPUG-02314-1.0

December 2025



Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUNDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

Inclusive Language

This document was created consistent with Lattice Semiconductor's inclusive language policy. In some cases, the language in underlying tools and other items may not yet have been updated. Please refer to Lattice's inclusive language FAQ 6878 for a cross reference of terms. Note in some cases such as register names and state names it has been necessary to continue to utilize older terminology for compatibility.



Contents

Contents	3
Abbreviations in This Document	5
1. Introduction	6
1.1. Overview of the IP	6
1.2. Quick Facts	6
1.3. Features	6
1.4. Licensing and Ordering Information	7
1.5. Minimum Device Requirements	7
1.6. Naming Conventions	7
1.6.1. Nomenclature	7
1.6.2. Signal Names	7
2. Functional Description	8
2.1. IP Architecture Overview	8
2.1.1. GDDRX1_RX.SCLK.Aligned	10
2.1.2. GDDRX1_RX.SCLK.Centered	11
2.1.3. GDDRX2/4_RX.ECLK.Aligned	12
2.1.4. GDDRX2/4_RX.ECLK.Centered	14
2.1.5. GDDRX4_RX.MIPI	15
2.1.6. GDDRX1_TX.SCLK.Aligned	16
2.1.7. GDDRX1_TX.SCLK.Centered	17
2.1.8. GDDRX2/4_TX.ECLK.Aligned	18
2.1.9. GDDRX2/4_TX.ECLK.Centered	20
2.1.10. GDDRX4_TX.MIPI	21
2.2. Clocking	22
2.2.1. Receive Interfaces Clocking	22
2.2.2. Transmit Interfaces Clocking	23
2.3. Reset	
2.3.1. Reset Sequence for Receive Interfaces	24
2.3.2. Reset Sequence for Transmit Interfaces	25
3. IP Parameter Description	
3.1. General	26
4. Signal Description	28
5. Designing with the IP	
5.1. Generating and Instantiating the IP	
5.1.1. Generated Files and File Structure	
5.2. Design Implementation	
5.3. Timing Constraints	
5.4. Physical Constraints	
5.5. Specifying the Strategy	
5.6. Running Functional Simulation	
5.6.1. Simulation Results	
Appendix A. Resource Utilization	
References	
Technical Support Assistance	
Revision History	41

3



Figures

Figure 2.1. GDDR I/O Module Block Diagram	8
Figure 2.2. GDDRX1_RX.SCLK.Aligned Block Diagram	10
Figure 2.3. DDR Data Output Arrangement for GDDRX1.RX.SCLK.Aligned Interface	10
Figure 2.4. GDDRX1_RX.SCLK.Centered Block Diagram	11
Figure 2.5. GDDRX2/4_RX.ECLK.Aligned Block Diagram	12
Figure 2.6. Data output order for GDDRX2.RX.ECLK.Aligned Interface	
Figure 2.7. Data output order for GDDRX4.RX.ECLK.Aligned interface	
Figure 2.8. GDDRX2/4_RX.ECLK.Centered Block Diagram	14
Figure 2.9. GDDRX4_RX.MIPI Block Diagram	15
Figure 2.10. GDDRX1_TX.SCLK.Aligned Block Diagram	
Figure 2.11. Data Output Order for GDDRX1.TX.SCLK.Aligned Interface	16
Figure 2.12. GDDRX1_TX.SCLK.Centered Block Diagram	17
Figure 2.13. GDDRX2/4_TX.ECLK.Aligned Block Diagram	
Figure 2.14. Data Output Order for GDDRX2.TX.ECLK.Aligned Interface	
Figure 2.15. Data Output Order for GDDRX4.TX.ECLK.Aligned Interface	
Figure 2.16. GDDRX2/4_TX.ECLK.Centered Block Diagram	
Figure 2.17. GDDRX4_TX.MIPI Block Diagram	
Figure 2.18. Clocking Network for Receive Interfaces	
Figure 2.19. Clocking Network for Transmit Interfaces	
Figure 2.20. Reset Sequence of X1 Receive Interfaces	
Figure 2.21. Reset Sequence of X2/X4 Receive Interfaces	
Figure 2.22. Reset Sequence of X1 Transmit Interfaces	
Figure 2.23. Reset Sequence of X2/X4 Transmit Interfaces	
Figure 5.1. Module/IP Block Wizard	
Figure 5.2. IP Configuration	
Figure 5.3. Check Generated Result	
Figure 5.4. Simulation Wizard	
Figure 5.5. Add and Reorder Source	
Figure 5.6. Select simulation Top module	
Figure 5.7. Simulation Waveform	
Figure 5.8. Simulation Results	37
Tables	
Table 1.1. Summary of the GDDR I/O Module	c
Table 1.2. Minimum Device Requirements for GDDR I/O Module	
Table 2.1. Source Synchronous DDR Interfaces	
Table 3.1. General Attributes	
Table 4.1. GDDR I/O Module Signals for Receive Interfaces	
Table 4.2. GDDR I/O Module Signals for Transmit Interfaces	
Table 5.1. Generated File List	
Table A.1. Resource Utilization	
TUDIC 7.11. NEGOVITE OTHIEURIOIT	



Abbreviations in This Document

A list of abbreviations used in this document.

Abbreviations	Definition
GDDR	Generic Double Data Rate
1/0	Input/Output
IP	Intellectual Property
MIPI	Mobile Industry Processor Interface
BIDIR	Bidirectional
HS	High Speed
LP	Low Power
ECLK	Edge clock
PCLK	Primary clock
SCLK	System clock
Edge-aligned	Data is edge aligned with clock
Center-aligned	Data is center aligned with clock
LSB	Least Significant Bit
MSB	Most Significant Bit



1. Introduction

1.1. Overview of the IP

The Lattice Semiconductor Generic Double Data Rate Input/Output (GDDR I/O) Module core is designed for high-speed data transfer across a wide range of applications. It supports both edge-aligned and center-aligned source synchronous interfaces for both receive and transmit.

1.2. Quick Facts

Table 1.1. Summary of the GDDR I/O Module

	Supported Devices	MachXO4™	
IP Requirements	IP Changes ¹	For a list of changes to the IP, refer to the MachXO4 DDR Generic Module Release Notes (FPGA-RN-02094).	
Resource Utilization	Supported User Interface	Data : Native	
Resource Offitzation	Resources	Refer Appendix A. Resource Utilization.	
	Lattice Implementation	IP Core v3.0.0 – Lattice Radiant™ Software 2025.2.	
Design Tool Support	Synthesis	Synopsys® Synplify Pro® for Lattice. Lattice Synthesis Engine (LSE)	
Simulation		For a list of supported simulators, refer to the Lattice Radiant Software User Guide	

Note:

1.3. Features

The key features of GDDR I/O Module include:

- Support interfaces:
 - Receive
 - Receive MIPI
 - Transmit
 - Transmit MIPI
- Supported gearing: x1, x2, x4
- Selectable I/O type:
 - Single-ended
 - Differential Signaling
- 1-bit to 128-bit data bus width
- Supports 1 MHz to 450 MHz DDR clock frequency
 - 1 MHz to 150 MHz for x1 Gearing
 - 1 MHz to 332 MHz for x2 Gearing
 - 1 MHz to 400 MHz for x4 Gearing
 - Up to 450MHz for MIPI interface mode
- Clock-data relationship options:
 - Edge-to-edge
 - Centered
- Data Path Delay that includes following options:
 - Bypass
 - Predefined (Receive Interface only)
 - User-defined (Receive Interface only)
 - Dynamic (Receive Interface only)

^{1.} In some instances, the IP may be updated without changes to the user guide. This user guide may reflect an earlier IP version but remains fully compatible with the later IP version. Refer to the IP Release Notes for the latest updates.



Tri-state control (Transmit Interface only)

1.4. Licensing and Ordering Information

The GDDR I/O Module is provided at no additional cost with the Lattice Radiant software.

1.5. Minimum Device Requirements

The minimum device requirements for the GDDR I/O Module are as follows:

Table 1.2. Minimum Device Requirements for GDDR I/O Module

Device	Speed Grade	Interface	Gearing	Data Rate (Mbps) Per lane
MachXO4	6	Receive, Transmit	x1	2 to 300
			x2	2 to 664
			x4	2 to 800
		Receive MIPI, Transmit MIPI	x4	2 to 900
	5	Receive, Transmit	x1	2 to 250
			x2	2 to 554
			x4	2 to 630
		Receive MIPI, Transmit MIPI	x4	2 to 900

1.6. Naming Conventions

1.6.1. Nomenclature

The nomenclature used in this document is based on Verilog HDL.

1.6.2. Signal Names

- _n are active low (asserted when value is logic 0)
- _*i* are input signals
- _o are output signals



2. Functional Description

2.1. IP Architecture Overview

The GDDR I/O Module uses dedicated FPGA DDR I/O primitives to implement double-data-rate (DDR) functionality. Figure 2.1 shows a high-level block diagram of the GDDR I/O Module.

For Receive, incoming DDR data goes through *Data Delay Control* block, which includes DELAYH and DELAYG primitives. The block allows the incoming DDR data to be adjusted with a static delay value or dynamically via signals. The DDR data flows to *IDDR(x)* block for data sampling. The IDDR(x) block includes of IDDRX1, IDDRX2, and IDDRX4 primitives to support different gearing.

Meanwhile, the incoming DDR clock passes through the *Clock Delay Control* block, which includes DQSDLL and DLLDEL primitives. This block generates a 90° phase-shifted DDR clock used by IDDR(x) for data sampling. The *rx_sync* block is a reset synchronization soft logic that ensure all components start on the same clock cycle. This prevents bus bit-order scrambling caused by reset pulse delay.

For Transmit, the *ODDR(x)* block that consists of ODDRX1, ODDRX2, and ODDRX4 primitives. The block sends DDR clock and DDR data to the external FPGA. The PLL generates the DDR clock and its 90° phase shifted DDR clock. The MIPI LP BIDIR IO block presents is both receive and transmit block is used only in MIPI mode. It functions as a bi-direction I/O buffer for MIPI Low Power (LP) signals.




Figure 2.1. GDDR I/O Module Block Diagram

Note: N = number of lanes/DDR bus width, K= 2(for x1 gearing), 4(for x2 gearing), and 8(for x4 gearing).

Table 2.1 provides a summary of supported source synchronous DDR interfaces for GDDR I/O Module.



Table 2.1. Source Synchronous DDR Interfaces


Interface	Descriptions		
Receive			
GDDRX1_RX.SCLK.Aligned	 x1 gearing Edge-aligned interface. DDR clock is aligned with DDR data. Uses DQSDLL & DLLDEL to generate 90° shifted DDR clock Support bypass, predefined and user-defined data delay control Refer to 2.1.1 GDDRX1_RX.SCLK.Aligned for details 		
GDDRX1_RX.SCLK.Centered	 Refer to 2.1.1 GDDRX1_RX.SCLK.Aligned for details x1 gearing Center-aligned interface. DDR clock is in center of DDR data Support bypass, predefined and user-defined data delay control Refer to 2.1.2 GDDRX1_RX.SCLK.Centered for details 		
GDDRX2_RX.ECLK.Aligned	 x2 gearing Edge-aligned interface. DDR clock is aligned with DDR data Uses DQSDLL & DLLDEL to generate 90° shifted DDR clock Support bypass, predefined, user-defined and dynamic data delay control Refer to 2.1.3 GDDRX2/4_RX.ECLK.Aligned for details 		
GDDRX2_RX.ECLK.Centered	 x2 gearing Center-aligned interface. DDR clock is in center of DDR data Support bypass, predefined, user-defined and dynamic data delay control Refer to 2.1.4 GDDRX2/4_RX.ECLK.Centered for details 		
GDDRX4_RX.ECLK.Aligned	 x4 gearing Edge-aligned interface. DDR clock is aligned with DDR data Uses DQSDLL & DLLDEL to generate 90° shifted DDR clock Support bypass, predefined, user-defined and dynamic data delay control Refer to 2.1.3 GDDRX2/4_RX.ECLK.Aligned for details 		
GDDRX4_RX.ECLK.Centered	 x4 gearing Center-aligned interface. DDR clock is in center of DDR data Support bypass, predefined, user-defined and dynamic data delay control Refer to 2.1.4 GDDRX2/4_RX.ECLK.Centered for details 		
GDDRX4_RX.MIPI (HS&LP mode and HS-only mode)	 MIPI RX Interface x4 gearing Center-aligned interface. DDR clock is in center of DDR data Support bypass, predefined, user-defined and dynamic data delay control Support HS&LP mode or HS-only mode Refer to 2.1.5 GDDRX4_RX.MIPI for details 		
Transmit			
GDDRX1_TX.SCLK.Aligned	 x1 gearing Edge-aligned interface. DDR clock is aligned with DDR data Refer to 2.1.6 GDDRX1_TX.SCLK.Aligned for details 		
GDDRX1_TX.SCLK.Centered	 x1 gearing Center-aligned interface. DDR clock is in center of DDR data Refer to 2.1.7 GDDRX1_TX.SCLK.Centered for details 		
GDDRX2_TX.ECLK.Aligned	 x2 gearing Edge-aligned interface. DDR clock is aligned with DDR data Refer to 2.1.8 GDDRX2/4_TX.ECLK.Aligned for details 		
GDDRX2_TX.ECLK.Centered	 x2 gearing Center-aligned interface. DDR clock is in center of DDR data Refer to 2.1.9 GDDRX2/4_TX.ECLK.Centered for details 		
GDDRX4_TX.ECLK.Aligned	 x4 gearing Edge-aligned interface. DDR clock is aligned with DDR data 		



	Refer to 2.1.8 GDDRX2/4_TX.ECLK.Aligned for details			
GDDRX4_TX.ECLK.Centered	x4 gearing			
	Center-aligned interface. DDR clock is in center of DDR data			
	Refer to 2.1.9 GDDRX2/4_TX.ECLK.Centered for details			
GDDRX4_TX.MIPI	MIPI TX Interface			
(HS&LP mode & HS-only mode)	x4 gearing			
	Center-aligned interface. DDR clock is in center of DDR data			
	Support HS&LP mode or HS-only mode			
	Refer to 2.1.10 GDDRX4_TX.MIPI for details			

2.1.1. GDDRX1_RX.SCLK.Aligned

This section describes the implementation of *GDDRX1_RX.SCLK.Aligned* interface. *DELAYH* delays the data to match the *ECLK* injection delay. The DDR input clock (*ddr_clk_i*) is fed to *DLL* primitives to delay the DDR clock by 90° and is used as sampling clock for the *IDDRE* primitive.



Note: N = Number of lanes or DDR bus width

Figure 2.2. GDDRX1_RX.SCLK.Aligned Block Diagram

Figure 2.3 shows the order of output data ($data_o$) in relative to the input data (ddr_data_i), where the data width (N) = 2 and X1 gearing. The even bit of $data_o$ are the data captured on the positive edge of ddr_clk_i , and odd bits of $data_o$ are the data captured on the negative edge of ddr_clk_i .





Figure 2.3. DDR Data Output Arrangement for GDDRX1.RX.SCLK.Aligned Interface



2.1.2. GDDRX1_RX.SCLK.Centered

This section describes the implementation of *GDDRX1_RX.SCLK.Centered* interface. *DELAYH* delays the data to match the *ECLK* injection delay. In this configuration, the *DDR* clock (*ddr_clk_i*) is directly fed to *IDDRE* primitive as sampling clock.



Note: N = Number of lanes or DDR bus width

Figure 2.4. GDDRX1_RX.SCLK.Centered Block Diagram

The output data arrangement for *GDDRX1_RX.SCLK.Centered* interface is same as that of *GDDRX1_RX.SCLK.Aligned* interface. Refer to Figure 2.3 for details.




2.1.3. GDDRX2/4_RX.ECLK.Aligned

This section describes the implementation of *GDDRX2_RX.ECLK.Aligned* and *GDDRX4_RX.ECLK.Aligned* interfaces. The *DQSDLL* provides a 90° clock phase shift to center the clock at the *IDDRX2/4* primitive. *DELAYH* delays the data to match the *ECLK* injection delay. *DELAYG* can also be used to control the delay dynamically.

The GDDRX2_RX.ECLK.Aligned interface uses x2 gearing with IDDRX2E primitive. The interface requires the use of a CLKDIVC to provide the SCLK which is half the frequency of the ECLK.

The GDDRX4_RX.ECLK.Aligned interface uses x4 gearing with IDDRX4B primitive. The interface requires the use of a CLKDIVC to provide the SCLK which is quarter the frequency of the ECLK.

The ECLKSYNCB element is associated with the ECLK and must be used to drive the it. The port alignwd_i can be used for word alignment at the interface. The Temporal Alignment block introduces a one SCLK period delay to correct the temporal misalignment of DDRX2E Q3 data output and DDRX4B Q7 data outputs.



Notes:

- N = Number of lanes or DDR bus width.
- K = 2(for x1 gearing), 4(for x2 gearing), and 8(for X4 gearing)

Figure 2.5. GDDRX2/4_RX.ECLK.Aligned Block Diagram

Figure 2.6 shows the order of output data ($data_o$) in relative to the incoming DDR input data ($data_i$) for the $GDDRX2_RX.ECLK.Aligned$ interface, where the data width (N) is equal to 2. The $data_o$ is arranged in LSB to MSB order. The lower N*2 bits represent ddr_data_i captured by the first ddr_clk_i , and upper N*2 bits represent ddr_data_i captured by the second ddr_clk_i . This is different from X1 gearing interface because the ddr_data_i captured block rearranges the output data of ddr_data_i .




Figure 2.6. Data output order for GDDRX2.RX.ECLK.Aligned Interface



Figure 2.7 shows the order of DDR output data (data_o) relative to the incoming DDR input data (ddr_data_i) for GDDRX4_RX.ECLK.Aligned interface, where the data width (N) is equal to 2. The first bit of DDR input data (b0) shifted into the IP is captured at LSB bit of data_o. This is different from x1 gearing interface because the Temporal Alignment block helped to rearrange the output data of IDDRX4.

The data_o is arranged in LSB to MSB order. The first N*2 bits represent ddr_data_i captured by the first ddr_clk_i, and the next upper N*2 bits represent data captured by the second ddr_clk_i and continue up to every N*2 bits until the fourth ddr_clk_i. This is different from X1 gearing interface because the Temporal Alignment block rearranges the output data of IDDRX4.




Figure 2.7. Data output order for GDDRX4.RX.ECLK.Aligned interface




2.1.4. GDDRX2/4 RX.ECLK.Centered

This section describes the implementation of *GDDRX2_RX.ECLK.Centered* and *GDDRX4_RX.ECLK.Centered* interfaces. *DELAYH* or *DELAYG* is used to match edge clock delay at the *IDDRX2/4*.

The GDDRX2_RX.ECLK.Centered interface uses x2 gearing with IDDRX2E primitive. This requires the use of CLKDIVC to provide the SCLK which is half of ECLK.

The GDDRX4_RX.ECLK.Centered interface uses x4 gearing with the IDDRX4B primitive. This requires the use of a CLKDIVC to provide the SCLK which is one quarter of the ECLK frequency.

The ECLKSYNCB element is associated with the ECLK and must be used to drive the ECLK. The port alignwd_i can be used for word alignment at the interface. The Temporal Alignment block introduces a one SCLK period delay to correct the temporal misalignment of DDRX2E Q3 data output and DDRX4B Q7 data outputs.



Notes:

- N = Number of lanes or DDR bus width
- K = 2(for x1 gearing), 4(for x2 gearing), and 8(for X4 gearing)

Figure 2.8. GDDRX2/4_RX.ECLK.Centered Block Diagram

The output data arrangement for *GDDRX2_RX.ECLK.Centered* interface is the same as that of the *GDDRX2_RX.ECLK.Aligned* interface. Refer to Figure 2.6 for details. Similarly, the output data arrangement for *GDDRX4_RX.ECLK.Centered* interface matches that of the *GDDRX4_RX.ECLK.Aligned* interface. Refer to Figure 2.7 for details.



2.1.5. GDDRX4 RX.MIPI

The GDDRX4_RX.MIPI interface reuses GDDRX4_RX.ECLK.Centered interface for MIPI High-Speed (HS) signals and adds bidirectional I/O buffers for MIPI Low-Power (LP) signals as shown in Figure 2.9. It supports both HS&LP mode, as well as HS-only mode.

In HS&LP mode, the *ddr_data_i* and *ddr_clk_i* signals from the *GDDRX4_RX.ECLK.Centered* interface are used as MIPI HS signals, with the IO_TYPE set to MIPI. The MIPI LP signals are set to LP_MIPI. The following list the MIPI LP signals:

- mipi buf dout
- mipi_clk_lp0_io
- mipi clk lp1 io
- mipi data lp0 io[N*K-1:0]
- mipi_data_lp1_io[N*K-1: 0]

In HS-only mode, the MIPI LP signals are removed, and only the MIPI HS signals (ddr_data_i and ddr_clk_i) are retained. The output data arrangement for $GDDRX4_RX.MIPI$ interface is same as that of the $GDDRX4_RX.SCLK.Aligned$ interface. Refer to Figure 2.7 for details.





Figure 2.9. GDDRX4_RX.MIPI Block Diagram



2.1.6. GDDRX1_TX.SCLK.Aligned

The GDDRX1_TX.SCLK.Aligned interface provides clock and data that are edge-aligned. An additional ODDRXE primitive is used for the DDR output clock (ddr_clk_i) to minimize the skew difference between the clock path (ddr_clk_o) and the data path (ddr_data_o). The SCLK is exposed to IP top level as sclk_o signal, which you can use to align the input parallel data (data_i) with sclk_o.



Note: N = number of lanes or DDR bus width

Figure 2.10. GDDRX1_TX.SCLK.Aligned Block Diagram

Figure 2.11 shows the order of DDR output data (ddr_data_o) relative to the input parallel data ($data_i$) for $GDDRX1_TX.SCLK.Aligned$, interface where the data width (N) is equal to 2. The ddr_data_o transmits $data_i$ in LSB first order per bus width (N), with b0 and b1 sent first.





Figure 2.11. Data Output Order for GDDRX1.TX.SCLK.Aligned Interface



2.1.7. GDDRX1_TX.SCLK.Centered

The GDDRX1 TX.SCLK.Centered interface provides clock and data that are center-aligned. A PLL is required to generate the 90° phase difference clocks. The clkop signal drives the output data ODDRE primitive, while clkos (shifted by 90°) drives the output clock ODDRE primitive. There is an IP GUI option to include or exclude PLL instantiation within the IP. The SCLK is exposed to IP top level as sclk_o signal, which you can use to align the input parallel data (data_i) with sclk_o.



Note: N = number of lanes of DDR bus width

Figure 2.12. GDDRX1_TX.SCLK.Centered Block Diagram




2.1.8. GDDRX2/4_TX.ECLK.Aligned

This section describes the implementation of *GDDRX2_TX.ECLK.Aligned* and *GDDRX4_TX.ECLK.Aligned* interfaces. These interfaces provide edge-aligned clock and data.

For GDDRX2 TX.ECLK.Aligned interface, a CLKDIV generates the SCLK at half of the ECLK frequency.

For GDDRX4_TX.ECLK.Aligned interface, the SCLK is a quarter of the ECLK frequency.

The ECLKSYNCB element is used on the ECLK path for data synchronization. The SCLK is exposed to IP top level as sclk_o signal, which you can use to align the input parallel data (data i) with sclk o.



Notes:

- N = Number of lanes or DDR bus width
- K = 2(for x1 gearing), 4(for x2 gearing), and 8(for x4 gearing)

Figure 2.13. GDDRX2/4_TX.ECLK.Aligned Block Diagram

Figure 2.14 shows the order of DDR output data (ddr_data_o) relative to the input parallel data (data_i) for GDDRX2_TX.ECLK.Aligned interface, where the data width (N) is equal to 2. The ddr_data_o transmits the data_i in LSB first order per bus width (N), with b0 and b1 are sent first.




Figure 2.14. Data Output Order for GDDRX2.TX.ECLK.Aligned Interface



Figure 2.15 shows the order of DDR output data (ddr_data_o) relative to the input parallel data ($data_i$) for $GDDRX4_TX.ECLK.Aligned$ interface where the bus width (N) is equal to 2. The DDR output data (ddr_data_o) transmits $data_i$ in LSB first order per bus width(N), with b0 and b1 sent first.




Figure 2.15. Data Output Order for GDDRX4.TX.ECLK.Aligned Interface




2.1.9. GDDRX2/4 TX.ECLK.Centered

This section describes the implementation of *GDDRX2_TX.ECLK.Centered* and *GDDRX4_TX.ECLK.Centered* interfaces. These interfaces provide center-aligned clock and data. A PLL is required to generate clocks with a 90° phase difference. The *clkop* signal drives *ODDR2/4* primitive, while *clkos* (shifted by 90°) drives the output clock *ODDR2/4* primitive. There is IP GUI option for to include or exclude the PLL instantiation within the IP.

For GDDRX2_TX.ECLK.Centered interface, a CLKDIV generates the SCLK at half of the ECLK frequency.

For GDDRX4_TX.ECLK.Centered interface, the SCLK is a quarter of the ECLK frequency.

Two ECLKSYNB primitives are used on the ECLK path for data synchronization. The SCLK is exposed to IP top level as sclk_o signal, which you can use to align the input parallel data (data_i) with sclk_o.



Notes:

- N = Number of lanes or DDR bus width
- K = 2(for x1 gearing), 4(for x2 gearing), and 8(for X4 gearing)

Figure 2.16. GDDRX2/4_TX.ECLK.Centered Block Diagram

The output data arrangement for *GDDRX2_TX.ECLK.Centered* interface is same as that of the *GDDRX2_TX.ECLK.Aligned* interface. Refer to Figure 2.14 for details. Similarly, the output data arrangement for *GDDRX4_TX.ECLK.Centered* interface is same that of the *GDDRX4_TX.ECLK.Aligned* interface. Refer to Figure 2.15 for details.



2.1.10. GDDRX4_TX.MIPI

The *GDDRX4_TX.MIPI* interface reuse the *GDDRX4_TX.ECLK.Centered* interface for MIPI High-Speed (HS) signals and adds bidirectional I/O buffers for MIPI Low-Power (LP) signals, as shown in Figure 2.17 . It supports HS&LP mode and HS-only mode.

In HS&LP mode, the *ddr_data_o* and *ddr_clk_o* signals from *GDDRX4_TX.ECLK.Centered* interface are used as MIPI HS signals, with the IO_TYPE are set to MIPI. The MIPI LP signals are set to LP_MIPI. The following list the MIPI LP signals:

- mipi buf dout
- mipi_clk_lp0_io
- mipi clk lp1 io
- mipi data lp0 io[N*K-1:0]
- mipi_data_lp1_io[N*K-1: 0]

In HS-only mode, the MIPI LP signals are removed, and only the MIPI HS signals (ddr_data_o and ddr_clk_o) remain.

The DDR output data order for *GDDRX4_TX.MIPI* interface is same as that of the as *GDDRX4_TX.ECLK.Centered* interface. Refer to Figure 2.16 for details.




Figure 2.17. GDDRX4_TX.MIPI Block Diagram



2.2. Clocking

This section explains the clocking networks for the Receive and Transmit interfaces of GDDR I/O Module.

2.2.1. Receive Interfaces Clocking

Figure 2.18 shows an overview of the clocking networks of all receive interfaces for this IP. The incoming DDR clock (ddr_clk_i) must use a dedicated FPGA clock pin that has PCLK routing. Note that the incoming DDR clock must be a continuous clock.

In edge-aligned mode, the DLL shifts DDR clock by 90°. Otherwise, this will be bypassed. *ECLKSYNC* synchronizes the *PCLK* and *ECLK* networks. The output of *ECLKSYNC* is fed to *IDDR* and used as *DDR* sampling clock for *IDDR* blocks.

In parallel, output of *ECLKSYNC* is also fed to *CLKDIV* to generate the parallel clock (*sclk_o*). The parallel data (*data_o*) from the output of IDDR blocks is synchronized to this parallel clock (*sclk_o*).

As shown in Figure 2.18, you must provide the *sync_clk_i* signal. The cross-clock-domain (CDC) handling for the *sync_clk_i* is managed within the IP. You only need to ensure that its frequency is slower than the DDR clock (*ddr_clk_i*).




Figure 2.18. Clocking Network for Receive Interfaces



2.2.2. Transmit Interfaces Clocking

Figure 2.19 shows overview clocking network of all transmit interfaces for this IP. The outgoing DDR clock (ddr_clk_o) must use a dedicated FPGA clock pin that has PCLK routing. The DDR clock is also generated from the ODDR to ensure minimum skew between outgoing DDR data and DDR clock.

In edge-aligned mode, you must provide the main DDR clock (clk_i) from your logic. In center-aligned mode, you can enable PLL instantiation in this IP. For this configuration, you only need to provide the reference clock for PLL (pll_clki_i). You may also disable PLL instantiation in the IP and generate the DDR clocks (clk_i and $clk90_i$) from your own PLL logic.

The parallel data (*data_i*) must be synchronized to parallel clock (*sclk_o*) generated from this IP. As shown in Figure 2.19, you must also provide *sync_clk_i* signal. The cross-clock-domain (CDC) for *sync_clk_i* is managed within the IP. You only need to ensure that its frequency is slower than the DDR clock (*clk_i*).




Figure 2.19. Clocking Network for Transmit Interfaces



2.3. Reset

The reset sequence of the GDDR I/O Module is divided into Receive and Transmit interfaces.

2.3.1. Reset Sequence for Receive Interfaces

Figure 2.20 shows the reset sequence of all x1 Receive interfaces.

- 1. Assert rst i for at least one DDR clock (ddr clk i) duration.
- 2. Wait for rx lock o to go HIGH. Skip this step for center-aligned interfaces.
- 3. Assert uddcntln_i to LOW for at least two ddr_clk_i period. This instructs the DQSDLL to generate 90° phase shifted DDR clock.
- At the next available positive edge of *ddr_clk_i* clock, the IP is ready for operation.

Note: For x1 interface, there is no reset synchronization circuit and has only 1 reset signal (rst i).




Figure 2.20. Reset Sequence of x1 Receive Interfaces

Figure 2.21 shows the reset sequence of all x2/x4 Receive interfaces.

- 1. Assert dqsdll_rst_i for at least one sclk_o duration. Skip this step for center-aligned interface.
- 2. Wait for rx_lock_o to go HIGH.
- 3. Assert rst i for at least one sync clk i duration.
- 4. Assert sync_init_i. This starts the reset synchronization circuit.
- Wait for rx_ready_o to go HIGH. This indicates that the IP is ready to operate.




Figure 2.21. Reset Sequence of x2/x4 Receive Interfaces

24



2.3.2. Reset Sequence for Transmit Interfaces

Figure 2.22 shows the reset sequence of all x1 Transmit interfaces.

- Ensure all input clocks are stable and locked.
- Assert *rst_i* for at least one input clock (*clk_i*) duration.
- Wait for about approximately one sclk_o duration.
- At the next available positive edge of *sclk_o* clock, the IP is ready for operation.




Figure 2.22. Reset Sequence of x1 Transmit Interfaces

Figure 2.23 shows the reset sequence of all x2 and x4 Transmit interfaces.

- 1. Ensure all input clocks are stable and locked.
- 2. Assert *rst_i* for at least one sync_*clk_i* duration.
- Wait for tx_ready_o go HIGH. This indicates that the IP is ready for operation.




Figure 2.23. Reset Sequence of x2/x4 Transmit Interfaces

25



3. IP Parameter Description

The configurable attributes of the GDDR I/O Module are listed in the following table. You can configure the IP by setting these attributes accordingly in the IP Catalog's Module/IP Wizard in the Lattice Radiant software. Default values are shown in bold where applicable.

3.1. General

Table 3.1. General Attributes

Attribute	Selectable Values	Description
Interface Type	 Receive (Default) Transmit Receive MIPI Transmit MIPI 	Specify the DDR interface type.
Enable Tri-state Control	UncheckedChecked	Enable to instantiate Tri-State I/O buffer on both DDR data and clock. Dependency on other attributes: Available when (Interface Type) == Transmit or Transmit MIPI
Enable MIPI High Speed Mode Only	Unchecked Checked	Enable to use only High Speed MIPI interface. Dependency on other attributes: Available when (Interface Type) == Transmit MIPI or Receive MIPI
I/O Standard for this Interface	(Legal Combination Table)	Refer to IP GUI.
Gearing Ratio [K]	• x1 • x2 • x4	Specify gearing ratio.
Bus Width for this Interface [N]	Range : 1 – 128 Default : 4	Specify the total number of lanes or bus width for DDR data interface. The maximum number of lanes varies with Gearing Ratio: x1:128 x2:32 x4:21
Clock to Data Relations on the Pins	Edge-to-EdgeCentered	Specify the clock to data relationship of DDR interface at FPGA pins.
Interface	GDDRX1_RX.SCLK.Aligned GDDRX1_RX.SCLK.Centered GDDRX1_TX.SCLK.Aligned GDDRX1_TX.SCLK.Aligned GDDRX2_RX.ECLK.Aligned GDDRX2_RX.ECLK.Centered GDDRX2_TX.ECLK.Aligned GDDRX2_TX.ECLK.Aligned GDDRX4_RX.ECLK.Aligned GDDRX4_RX.ECLK.Aligned GDDRX4_RX.ECLK.Aligned GDDRX4_RX.ECLK.Centered GDDRX4_TX.ECLK.Aligned GDDRX4_TX.ECLK.Aligned GDDRX4_TX.ECLK.Aligned	For display information only.
Data Path Delay	Bypass,Pre-defined	Specify the delay implementation on data path delay. For Transmit, this option is fixed to Bypass.



Attribute	Selectable Values	Description
	User-defined Dynamic	Bypass: No delay component added DDR data path. For Receive, DDR data are fed directly to IDDR component. For Transmit, DDR data are sent out from FPGA directly.
		Pre-defined : Added delay component (DELAYH) with predefined value to delay the incoming DDR data before fed to IDDR block.
		User-defined : Added delay component (DELAYH) on incoming DDR data path and allow user to configure how much delay needed.
		Dynamic : Added dynamic delay component (DELAYG) on incoming DDR data path. User can dynamically control the delay value through signals.
Fine Delay Value for User-defined	Range: DELAY0 to DELAY31 Default: DELAY0	Specify the delay step apply on DELAYH. Each step is about ~105ps
		Dependency on other attributes: Available when (Data Path Delay) == User-defined
Clock Frequency for this Interface (MHz)	Range : 1-450 Default : 100	Specify the clock frequency of DDR interface
Bandwidth for this Interface (Mbits/s)	Derived	Bandwidth of this DDR interface. This option is display only.
		Formula: 2*(Clock Frequency for this Interface) *(Bus Width for this Interface)
Enable PLL Instantiation	Unchecked Checked	Enable to add PLL. This PLL is use to generate the DDR clock and its 90° phase shifted DDR clock.
		Dependency on other attributes: Available when (Interface Type) == (Transmit Transmit MIPI) && Clock to Data Relationship on the Pins == Centered
PLL Input Clock Frequency (MHz)	Range :10 – 400 Default : 100	Specify the reference clock of PLL.
		Dependency on other attributes: Available when (<i>PLL Instantiation</i>) == Checked
PLL Output Clock Frequency Actual Value (MHz)	Derived	Only for display.



4. Signal Description

This section describes the ports of the GDDR I/O Module.

Table 4.1. GDDR I/O Module Signals for Receive Interfaces

Port Name	Clock Domain	Direction	Description
DDR interface at I/O Pad			
ddr_clk_i	_	Input	Serial DDR Clock input signal of DDR input interface.
ddr_data_i[N*K-1: 0]	ddr_clk_i	Input	Serial DDR Data input signal of DDR input interface. Bus width value range is [1, 128].
Clock and Reset			
rst_i	asynchronous	Input	Main reset signal. This signal is active HIGH.
dqsdll_rst_i	asynchronous	Input	Reset signal for DQSDLL. This signal is active HIGH. Only available for X2 and X4 aligned interfaces.
sclk_o	_	Output	System clock or parallel clock for parallel output data (data_o) to FPGA fabric. Use this clock to sample the parallel output data (data_o) of Receive interfaces.
sync_clk_i		Input	Slow clock for reset synchronization. The frequency is independent of other clocks, but it must be significantly lower than DDR input clock (ddr_clk_i).
User Interface			
alignwd_i	sclk_o	Input	Active HIGH word alignment control signal. This shifts word by one bit. Only available for X2 and X4 gearing ratio.
data_del_dyn_i[4:0]	asynchronous	Input	Dynamic delay control for DDR data path. Only available during dynamic data path delay. Each step is about ~105ps.
freeze_i	asynchronous	Input	Active HIGH DLL freeze signal. Set HIGH to freeze DLL component, and LOW to release DLL component.
sync_init_i	sync_clk_i	Input	Active HIGH init signal to initialize reset synchronization.
uddcntln_i	asynchronous	Input	Active LOW signal to hold or update control of delay code. For X1 gearing, you must assert this signal to LOW to instruct the DLL to delay the input DDR clock by 90° phase. For X2 and X4 gearing, sync_init_i signal helps to generate the uddcntln pulse internally to DLL block. This is optional for X2 and X4 gearing and you may tie this to HIGH. Only available for edge-aligned interfaces.
data_o [N*K-1: 0]	sclk_o	Output	Parallel data output of Receive interfaces.
rx_lock_o	ddr_clk_i	Output	Indicate DLL lock. Only available for edge-aligned interfaces.
rx_ready_o	sync_clk_i	Output	Indicate that the startup is completed, and RX circuit is ready to operate.
MIPI User Interface			
mipi_buf_clk_lp0o_i	_	Input	Input MIPI Low Power (LP) clock 0 from I/O. This signal is the input signal to bidirectional (BIDIR) I/O buffer of rx_mipi_clk_lp0_io.
mipi_buf_clk_lp0t_i	_	Input	Control signal of BIDIR I/O port of the rx_mipi_clk_lp0_io. This set the BIDIR I/O as input or output. 0 - Transmit



Port Name	Clock Domain	Direction	Description
			1 - Receive
mipi_buf_clk_lp1o_i	1	Input	Input MIPI LP clock 1 from I/O. This signal is the input signal to BIDIR I/O buffer of rx_mipi_clk_lp1_io.
mipi_buf_clk_lp1t_i	I	Input	Control signal of BIDIR I/O port of the rx_mipi_clk_lp1_io. This set the BIDIR I/O as input or output. 0 - Transmit 1 - Receive
mipi_buf_data_lp0o_i[N*K-1: 0]	ı	Input	Input MIPI LP data 0 from I/O. This signal is the input signal to BIDIR I/O buffer of rx_mipi_data_lp0_io.
mipi_buf_data_lp0t_i[N*K-1: 0]	ı	Input	Control signal of BIDIR I/O buffer of rx_mipi_data_lp0_io to set the BIDI I/O buffer as input or output.
mipi_buf_data_lp1o_i[N*K-1: 0]	ı	Input	Input MIPI LP data 1 from I/O. This signal is the input signal to BIDIR I/O buffer of rx_mipi_data_lp1_io.
mipi_buf_data_lp1t_i[N*K-1: 0]	_	Input	Control signal of BIDIR I/O buffer of rx_mipi_data_lp1_io to set the BIDI I/O buffer as input or output.
mipi_buf_clk_lp0i_o	_	Output	Output MIPI LP clock 0 from I/O. This signal is the output signal to BIDIR I/O buffer of rx_mipi_clk_lp0_io.
mipi_buf_clk_lp1i_o	ı	Output	Output MIPI LP clock 1 from I/O. This signal is the output signal to BIDIR I/O buffer of rx_mipi_clk_lp1_io.
mipi_buf_data_lp0i_o[N*K-1: 0]	ı	Output	Output MIPI LP data 0 from I/O. This signal is the output signal to BIDIR I/O buffer of rx_mipi_data_lp0_io.
mipi_buf_data_lp1i_o[N*K-1: 0]	_	Output	Output MIPI LP data 1 from I/O. This signal is the output signal to BIDIR I/O buffer of rx_mipi_data_lp1_io.
mipi_clk_lp0_io		Bidirectional	MIPI Low Power (LP) clock 0 from or to I/O pad
mipi_clk_lp1_io	_	Bidirectional	MIPI LP clock 1 from or to I/O pad
mipi_data_lp0_io[N*K-1: 0]	_	Bidirectional	MIPI LP data 0 from or to I/O pad
mipi_data_lp1_io[N*K-1: 0]	_	Bidirectional	MIPI LP data 1 from or to I/O pad

Note: N = number of lanes/DDR bus width, K= 2(for x1 gearing), 4(for x2 gearing) and 8(for x4 gearing).



Table 4.2. GDDR I/O Module Signals for Transmit Interfaces

Port Name	Clock Domain	Direction	Description
DDR interface at I/O Pad			
ddr_clk_o	_	Output	Serial DDR clock output signal for DDR output interface.
ddr_data_o[N*K-1:0]	ddr_clk_o	Output	Serial DDR data output signal for DDR output interface.
			Bus width value range is [1, 128].
Clock and Reset			
rst_i	asynchronous	Input	Main reset signal. This signal is active HIGH.
clk_i	_	Input	Input DDR clock. Only available when PLL instantiation is disabled.
clk90_i	_	Input	90° shifted of input DDR clock (<i>clk_i</i>) signal. Only available for center-aligned interface and PLL instantiation is disable.
sclk_o	_	Output	System clock or parallel clock for input parallel data (data_i). Use this clock to sample the input parallel data.
sync_clk_i	_	Input	Slow clock for reset synchronization. The frequency is independent of the input clock, but it must be significantly lower.
pll_clki_i	_	Input	PLL reference clock. Only available when PLL instantiation is enabled
pll_rst_i	asynchronous	Input	Active HIGH PLL reset signal. Only available when PLL instantiation is enabled.
User Interface			
data_i[N*K-1: 0]	sclk_o	Input	Input parallel data of the DDR interfaces.
lock_chk_i	asynchronous	Input	PLL lock signal. Connect this to PLL lock signal. Only available when centered mode is used with PLL instantiation is disabled.
tristate_i	asynchronous	Input	Control signal to tristate the DDR output interface. Set HIGH to tristate the DDR output interface. Set LOW when FPGA is driving the DDR output interface.
tx_lock_o	asynchronous	Output	PLL lock output signal. Only available when PLL instantiation is enabled.
tx_ready_o	sync_clk_i	Output	Indicate that startup is finished, and TX circuit is ready to operate.
MIPI User Interface			
mipi_buf_clkout_lp0o_i	_	Input	Input MIPI Low Power (LP) clock 0 from I/O. This signal is the input signal to bidirectional (BIDIR) I/O buffer of rx_mipi_clk_lp0_io.
mipi_buf_clkout_lp0t_i	_	Input	Control signal of BIDIR I/O port of the rx_mipi_clk_lp0_io. This set the BIDIR I/O as input or output. 0 - Transmit 1 - Receive
mipi_buf_clkout_lp1o_i	_	Input	Input MIPI LP clock 1 from I/O. This signal is the input signal to BIDIR IO buffer of rx_mipi_clk_lp1_io.
mipi_buf_clkout_lp1t_i	_	Input	Control signal of BIDIR I/O port of the rx_mipi_clk_lp1_io. This set the BIDIR I/O as input or output. 0 - Transmit 1 - Receive
mipi_buf_dout_lp0o_i [n*k-1: 0]	_	Input	Input MIPI LP data 0 from I/O. This signal is the input signal to BIDIR IO buffer of rx_mipi_data_lp0_io.
mipi_buf_dout_lp0t_i[N*K-1: 0]	_	Input	Control signal of BIDIR IO buffer of rx_mipi_data_lp0_io to set the BIDI IO buffer as input or output.



Port Name	Clock Domain	Direction	Description
mipi_buf_dout_lp1o_i[N*K-1: 0]	_	Input	Input MIPI LP data 1 from I/O. This signal is the input signal to BIDIR IO buffer of rx_mipi_data_lp1_io.
mipi_buf_dout_lp1t_i[N*K-1: 0]	_	Input	Control signal of BIDIR IO buffer of rx_mipi_data_lp1_io to set the BIDI IO buffer as input or output.
mipi_buf_clkout_lp0i_o	_	Output	Output MIPI LP clock 0 from I/O. This signal is the output signal to BIDIR IO buffer of rx_mipi_clk_lp0_io.
mipi_buf_clkout_lp1i_o	_	Output	Output MIPI LP clock 1 from I/O. This signal is the output signal to BIDIR IO buffer of rx_mipi_clk_lp1_io.
mipi_buf_dout_lp0i_o[N*K-1: 0]	_	Output	Output MIPI LP data 0 from I/O. This signal is the output signal to BIDIR IO buffer of rx_mipi_data_lp0_io.
mipi_buf_dout_lp1i_o[N*K-1: 0]	_	Output	Output MIPI LP data 1 from I/O. This signal is the output signal to BIDIR IO buffer of rx_mipi_data_lp1_io.
mipi_clkout_lp0_io	_	Bidirectional	MIPI Low Power (LP) clock 0 from/to I/O pad
mipi_clkout_lp1_io		Bidirectional	MIPI LP clock 1 from or to I/O pad
mipi_dout_lp0_io[N*K-1:0]	_	Bidirectional	MIPI LP data 0 from or to I/O pad
mipi_dout_lp1_io[N*K-1:0]	_	Bidirectional	MIPI LP data 1 from or to I/O pad

Note: N = number of lanes/DDR bus width, K = 2(for x1 gearing), 4(for x2 gearing), and 8(for X4 gearing).



5. Designing with the IP

This section provides information on how to generate the IP Core using the Lattice Radiant software and how to run simulation and synthesis. For more details on the Lattice Radiant software, refer to the Lattice Radiant Software User Guide.

Note: The screenshots provided are for reference only. Details may vary depending on the version of the IP or software being used. If there have been no significant changes to the GUI, a screenshot may reflect an earlier version of the IP.

5.1. Generating and Instantiating the IP

You can use Lattice Radiant software to generate IP modules and integrate them into the device architecture. The steps below describe how to generate the GDDR I/O Module in the Lattice Radiant software.

To generate the GDDR I/O Module:

- 1. Create a new Lattice Radiant software project or open an existing project.
- 2. Click the IP Catalog button to view the IP Catalog pane.
- 3. On the IP on Local tab, double-click GDDR_Generic under Module, Architecture_Modules, IO category. The Module/IP Block Wizard opens as shown in Figure 5.1. Enter values in the Component name and the Create in fields and click Next.




Figure 5.1. Module/IP Block Wizard

4. In the next **Module/IP Block Wizard** window, customize the selected IP using drop-down lists and check boxes. Figure 5.2 shows an example configuration of the GDDR I/O Module. For details on the configuration options, refer to the Table 3.1. General Attributes section.






Figure 5.2. IP Configuration

5. Click **Generate**. The **Check Generated Result** dialog box opens, showing design block messages and results as shown in Figure 5.3.




Figure 5.3. Check Generated Result

6. Click **Finish**. All the generated files are placed under the directory paths in the **Create in** and the **Component name** fields shown in Figure 5.1.



5.1.1. Generated Files and File Structure

The generated GDDR I/O Module package includes the closed-box (<Component name>_bb.v) and instance templates (<Component name>_tmpl.v/vhd) that can be used to instantiate the core in a top-level design. An example RTL top-level reference source file (<Component name>.v) that can be used as an instantiation template for the module is also provided. You may also use this top-level reference as the starting template for the top-level for their complete design. The generated files are listed in Table 5.1.

Table 5.1. Generated File List

Attribute	Description	
<component name="">.ipx</component>	Contains the information on the files associated to the generated IP.	
<component name="">.cfg</component>	Contains the parameter values used in IP configuration.	
component.xml	Contains the ipxact: component information of the IP.	
design.xml	Documents the configuration parameters of the IP in IP-XACT 2014 format.	
rtl/ <component name="">.v</component>	Provides an example RTL top file that instantiates the module.	
rtl/ <component name="">_bb.v</component>	Provides the synthesis closed-box.	
misc/ <component name="">_tmpl.v misc /<component name="">_tmpl.vhd</component></component>	Provide instance templates for the module.	
testbench/tb_top.v	Top testbench module for IP simulation.	
constraint/ <component name="">.ldc</component>	IP constraint file.	

5.2. Design Implementation

Completing your design includes additional steps to specify analog properties, pin assignments, and timing and physical constraints. You can add and edit the constraints using the Device Constraint Editor or by manually creating a PDC File.

Post-Synthesis constraint files (.pdc) contain both timing and non-timing *constraint.pdc* source files for storing logical timing/physical constraints. Constraints that are added using the Device Constraint Editor are saved to the active .pdc file. The active post-synthesis design constraint file is then used as input for post-synthesis processes.

Refer to the relevant sections in the Lattice Radiant Software User Guide for more information on how to create or edit constraints and how to use the Device Constraint Editor.

5.3. Timing Constraints

User must define the clock constraints for these clock signals: $sync_clk_i$, pll_clki_i , clk_i , clk_0i , and ddr_clk_i in user active PDC constraint file. Refer to example below.

```
#For sync_clk_i with 10MHz
# - IF gearing > 1
create_clock -name {sync_clk_i} -period 100 [get_ports sync_clk_i]

#For pll_clki_i with 100MHz
# - IF PLL instantiation enabled
create_clock -name {pll_clki_i} -period 10 [get_ports pll_clki_i]

# For clk_i and clk90_i with 100MHz
# - IF TX || TX_MIPI interface
create_clock -name {clk_i} -period 10 [get_ports clk_i]
# - IF center-aligned interface
create_clock -name {clk90_i} -period 10 -waveform [list 2.5 7.5] [get_ports {clk90_i}]

# For ddr_clk_i with 100MHz
# - IF RX || RX_MIPI interface
create_clock -name {ddr_clk_i} -period 10 [get_ports {ddr_clk_i}]
```



5.4. Physical Constraints

The I/O standard constraints for DDR input and output interface are automatically set through IP *constraint.ldc* file based on selected I/O Standard attribute in IP GUI. For *Interface Type == Receive MIPI or Transmit MIPI*, MIPI and MIPI LP I/O standard will be applied. Refer to IP's *constraint.ldc* for details.

5.5. Specifying the Strategy

The Radiant software provides two predefined strategies: Area and Timing. It also enables you to create customized strategies. For details on how to create a new strategy, refer to the Strategies section of the Lattice Radiant Software User Guide.

5.6. Running Functional Simulation

You can run functional simulation after the IP is generated.

To run functional simulation:

1. Click the button located on the **Toolbar** to initiate the **Simulation Wizard** shown in Figure 5.4.




Figure 5.4. Simulation Wizard

2. Click **Next** to open the **Add and Reorder Source** window as shown in Figure 5.5.






Figure 5.5. Add and Reorder Source

Select tb_top as simulation top module. Then click Next.




Figure 5.6. Select simulation Top module

- 4. Click Next. The Summary window is shown.
- 5. Click Finish to run the simulation.



The waveform in Figure 5.7 shows an example simulation result.




Figure 5.7. Simulation Waveform

5.6.1. Simulation Results

The IP customer testbench covers simple data comparison test, INIT Signal test, and etc. as shown in Figure 5.8. When the simulation finishes, a SIMULATION PASSED string will be printed on the transcript console.

```
TEST[0] - Data Comparison
check if send and received data are matching
Flow - Generating Data
       Number of data generated = 10
Flow - Transmiting Data
Flow - Sampling Data
Flow - Comparing Actual Received Data vs Expected Data
       DATA[0] expected: 0x24 received: 0x24 -- 0K
       DATA[1] expected: 0x81 received: 0x81 -- 0K
       DATA[2] expected: 0x09 received: 0x09 -- 0K
       DATA[3] expected: 0x63 received: 0x63 -- OK
       DATA[4] expected: 0x0d received: 0x0d -- 0K
       DATA[5] expected: 0x8d received: 0x8d -- 0K
       DATA[6] expected: 0x65 received: 0x65 -- OK
       DATA[7] expected: 0x12 received: 0x12 -- 0K
       DATA[8] expected: 0x01 received: 0x01 -- 0K
       DATA[9] expected: 0x0d received: 0x0d -- 0K
TEST[1] - RX SYNC INIT Signal
check if rx_ready_o signal is de-assert when rx_sync_init is set to 0
Flow - Set sync_init_i signal to LOW (sync_init_i = 0 )
       rx_ready_o goes LOW -- OK
****** SIMULATION PASSED ******
```

Figure 5.8. Simulation Results

Note: IP simulation is expected to fail for gate-level simulation. This is because routing delay is not taken account in the IP testbench. Thus, the sampled data for data comparison might be incorrect.

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Appendix A. Resource Utilization

Table A.1 shows a sample resource utilization of the GDDR I/O Module for MachXO4 device (LFMXO4-110HE-5BBG484C) using Radiant 2025.2 with Synopsys® Synplify Pro® for Lattice.

Table A.1. Resource Utilization

IP Configuration	LUTs	Registers	Others
Receive x1	0	0	4 IDDRX1
(Alignment = Centered, Bus width = 4)			
Receive x2	7	23	4 IDDRX2
(Alignment = Centered, Bus width = 4)			1 CLKDIV
			1 ECLKSYNC
Receive x4	7	39	4 IDDRX4
(Alignment = Centered, Bus width = 4)			1 CLKDIV
			1 ECLKSYNC
Transmit x1	2	0	5 ODDRX1
(Alignment = Centered, Bus width = 4)			
Transmit x2	3	4	5 ODDRX2
(Alignment = Centered, Bus width = 4)			1 CLKDIV
			2 ECLKSYNC
Transmit x4	3	4	5 ODDRX4
(Alignment = Centered, Bus width = 4)			1 CLKDIV
			2 ECLKSYNC



References

- MachXO4 DDR Generic Module Release Notes (FPGA-RN-02094)
- Lattice Radiant Timing Constraints Methodology (FPGA-AN-02059)
- MachXO4 web page
- Lattice Radiant Timing Constraints Methodology (FPGA-AN-02059)
- Lattice Radiant Software web page
- Lattice Solutions IP Cores web page
- Lattice Solutions Reference Designs web page
- Lattice Insights for Lattice Semiconductor training courses and learning plans



Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport. For frequently asked questions, please refer to the Lattice Answer Database at www.latticesemi.com/Support/AnswerDatabase.



Revision History

Note: In some instances, the IP may be updated without changes to the user guide. The user guide may reflect an earlier IP version but remains fully compatible with the later IP version. Refer to the IP Release Notes for the latest updates.

Revision 1.0, IP v3.0.0, September 2025

Section	Change Summary	
All	Initial release.	



www.latticesemi.com