



# MPCS Module

IP Version: v1.10.0

## Release Notes

FPGA-RN-02088-1.2

June 2026

## Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUNDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

## Inclusive Language

This document was created consistent with Lattice Semiconductor's inclusive language policy. In some cases, the language in underlying tools and other items may not yet have been updated. Please refer to Lattice's inclusive language [FAQ 6878](#) for a cross reference of terms. Note in some cases such as register names and state names it has been necessary to continue to utilize older terminology for compatibility.

# Contents

Contents .....	3
1. Introduction .....	4
MPCS Module v1.10.0 .....	4
MPCS Module v1.9.0 .....	4
MPCS Module v1.8.0 .....	4
MPCS Module Earlier Versions .....	4
References .....	6
Technical Support Assistance .....	7

# 1. Introduction

This document contains the Release Notes for the MPCS Module. For specific details about the IP, refer to the following:

- [MPCS Module User Guide \(FPGA-IPUG-02118\)](#)

## MPCS Module v1.10.0

Software	Software Version	Summary of Changes
Lattice Radiant	2026.1	<ul style="list-style-type: none"> <li>• Removed PLLB and PLLC settings.</li> <li>• Removed the AUTO value from the Lane ID parameter in the GUI. For multi-lane merging, you configure the Lane ID manually.</li> <li>• Removed the <code>mpcs_anxmit_i</code> signal to align with IEEE 802.3 requirements.</li> </ul>

## MPCS Module v1.9.0

Software	Software Version	Summary of Changes
Lattice Radiant	2025.2	<ul style="list-style-type: none"> <li>• Removed LFMXO5-100T and LFMXO5-55T device support.</li> <li>• Added Attributes for PLLA, PLLB and PLLC.</li> </ul>

## MPCS Module v1.8.0

Software	Software Version	Summary of Changes
Lattice Radiant	2025.1	<ul style="list-style-type: none"> <li>• Fixed RXEQ settings for 10GE protocol.</li> <li>• Added 81 MHz reference clock support for DP/eDP protocol.</li> </ul>

## MPCS Module Earlier Versions

IP Version	Summary of Changes
1.7.0	Fixed PCS-bypass mode testbench support.
1.6.0	Added JESD204B support.
1.5.0	<ul style="list-style-type: none"> <li>• Removed PCIe support.</li> <li>• Updated Quad1 instantiation.</li> <li>• Added supported data rates for SLVS_EC.</li> </ul>
1.4.0	<ul style="list-style-type: none"> <li>• Added support for LFMXO5 devices.</li> <li>• Updated PCIe mode to fix dynamic rate change functionality.</li> </ul>
1.3.0	<ul style="list-style-type: none"> <li>• Added support for UT24CP devices.</li> <li>• Updated SERDES Tuning parameters based on characterization results.</li> </ul>
1.2.0	<ul style="list-style-type: none"> <li>• Added Secondary Skip Pattern setting.</li> <li>• Added Word Alignment Pattern Mask Code setting.</li> <li>• Added Adaptive Equalization and Algorithm for all three data rates.</li> <li>• Updated 6-Lane PCS for X2 and X6 integration.</li> <li>• Updated Modes and Number of Lanes for DP/eDP protocol.</li> </ul>
1.1.0	<ul style="list-style-type: none"> <li>• Added customer testbench.</li> <li>• Added support for G8B10B protocol.</li> <li>• Added support for dynamic selection of reference clock.</li> <li>• Added support to use External PLL in 10GE PCS mode.</li> <li>• Added SERDES tab.</li> <li>• Updated metadata to support a new IP Engine.</li> </ul>

IP Version	Summary of Changes
	<ul style="list-style-type: none"><li>• Updated 6-Lane PCS implementation.</li><li>• Removed RXAUI protocol.</li></ul>
1.0.0	Initial release.

## References

- [MPCS Module User Guide \(FPGA-IPUG-02118\)](#)
- [CertusPro-NX web page](#)
- [Lattice Propel Design Environment web page](#)
- [Lattice Radiant Software web page](#)
- [Lattice Insights](#) for Lattice Semiconductor training courses and learning plans

## Technical Support Assistance

Submit a technical support case through [www.latticesemi.com/techsupport](http://www.latticesemi.com/techsupport).

For frequently asked questions, refer to the Lattice Answer Database at [www.latticesemi.com/Support/AnswerDatabase](http://www.latticesemi.com/Support/AnswerDatabase).



[www.latticesemi.com](http://www.latticesemi.com)