I3C Target IP

IP Version: v3.8.0

Release Notes

FPGA-RN-02018-1.3

September 2026

Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUNDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

Inclusive Language

This document was created consistent with Lattice Semiconductor’s inclusive language policy. In some cases, the language in underlying tools and other items may not yet have been updated. Please refer to Lattice’s inclusive language FAQ 6878 for a cross reference of terms. Note in some cases such as register names and state names it has been necessary to continue to utilize older terminology for compatibility.

© 2026 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

Contents

Contents 3
1. Introduction 4
I3C Target IP v3.8.0 4
I3C Target IP v3.7.0 4
Corrections to Previous Release Notes 4
I3C Target IP v3.6.0 4
I3C Target IP v3.5.0 4
I3C Target IP Earlier Versions 4
References 6
Technical Support Assistance 7

© 2026 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

1. Introduction

This document contains the Release Notes for the I3C Target IP. For specific details about the IP and driver, refer to the following:

- I3C Target IP User Guide (FPGA-IPUG-02227)
- I3C Target Driver API Reference (FPGA-TN-02338)

I3C Target IP v3.8.0

Software	Software Version	Summary of Changes
Lattice Radiant Lattice Propel Builder	2026.1	• Added support for multiple targets. • Added support for Mach-N2 devices. • Added the Interrupt Status 6 register. • Added FIFO Status Auto Clear in the IP parameters.

I3C Target IP v3.7.0

Software	Software Version	Summary of Changes
Lattice Radiant Lattice Propel Builder	2025.2	• Added support for configurable FIFO implementation and depth. • Removed the IP licensing requirement.

Corrections to Previous Release Notes

- All IP versions listed below are supported by the Lattice Propel Builder software.

I3C Target IP v3.6.0

Software	Software Version	Summary of Changes
Lattice Radiant	2025.1	• Added support for MachXO5-NX devices (LFMXO5-35, LFMXO5-35T, LFMXO5-65, and LFMXO5-65T). • Added support for Certus-NX devices (LFD2NX-15, LFD2NX-25, LFD2NX-35, and LFD2NX-65).

I3C Target IP v3.5.0

Software	Software Version	Summary of Changes
Lattice Radiant	2024.2	• Added support for the Lattice Certus-N2 devices. • Added the LFD2NX-9 and LFD2NX-28 devices to supported devices.

I3C Target IP Earlier Versions

IP Version	Summary of Changes
3.3.0	• Removed clock gating logic for FIFO. • Changed AHBL and APB address and data widths to 32 bits.
3.2.0	• Updated the support for Lattice Avant devices. • Added support for Secondary Controller and HDR-DDR. • Added driver files.
3.1.0	• Updated the support for Certus-NX-RT and CertusPro-NX-RT devices. • Added support for Lattice Avant devices. • Added support for Mach-NX devices.

© 2026 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

IP Version	Summary of Changes
	• Added support for MachXO3D devices.
3.0.0	• Introduced a new design to support I3C Specification v1.1.1. • Updated the IP name from *Slave* to *Target*.
2.3.0	Added support for Certus-NX-RT and CertusPro-NX-RT devices.
2.2.1	Added support for the Lattice Propel software.
2.2.0	Added support for MachXO5-NX devices.
2.1.0	Added support for CertusPro-NX devices.
2.0.0	Optimized the design and added support for more configurations. This version is not compatible with previous releases.
1.0.2	Updated compatibility for the Lattice Radiant 2.1 software.
1.0.1	Initial release.
1.0.0	Preliminary release.

© 2026 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

References

- I3C Target IP User Guide (FPGA-IPUG-02227)
- I3C Target Driver API Reference (FPGA-TN-02338)
- Avant-E web page
- Avant-G web page
- Avant-X web page
- Certus-N2 web page
- Certus-NX web page
- CertusPro-NX web page
- CrossLink-NX web page
- iCE40 UltraPlus web page
- Mach-NX web page
- MachXO3D web page
- MachXO5-NX web page
- I3C Target IP Core web page
- Lattice Propel Design Environment web page
- Lattice Radiant Software web page
- Lattice Solutions IP Cores web page
- Lattice Solutions Reference Designs web page
- Lattice Insights web page for Lattice Semiconductor training courses and learning plans

© 2026 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport.

For frequently asked questions, refer to the Lattice Answer Database at www.latticesemi.com/Support/AnswerDatabase.

© 2026 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



www.latticesemi.com