



DC-SCM LTPI IP

IP Version: v2.1.0

Release Notes

FPGA-RN-02021-1.2

December 2025

Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUNDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

Inclusive Language

This document was created consistent with Lattice Semiconductor's inclusive language policy. In some cases, the language in underlying tools and other items may not yet have been updated. Please refer to Lattice's inclusive language [FAQ 6878](#) for a cross reference of terms. Note in some cases such as register names and state names it has been necessary to continue to utilize older terminology for compatibility.

Contents

Contents	3
1. Introduction	4
DC-SCM LTP1 IP v2.1.0	4
DC-SCM LTP1 IP v2.0.0	4
DC-SCM LTP1 IP v1.6.0	4
DC-SCM LTP1 IP Earlier Versions	4
References	6
Technical Support Assistance	7

1. Introduction

This document contains the Release Notes for the DC-SCM LTPI IP. This DC-SCM LTPI IP is OCP Ready™. For specific details about the IP, refer to the following:

- [DC-SCM LTPI IP User Guide \(FPGA-IPUG-02200\)](#)

DC-SCM LTPI IP v2.1.0

Software	Software Version	Summary of Changes
Lattice Radiant	2025.2	Added support for MachXO4 devices.

DC-SCM LTPI IP v2.0.0

Software	Software Version	Summary of Changes
Lattice Radiant	2025.1	<ul style="list-style-type: none">• Added support for Certus-NX, CertusPro-NX, and Crosslink-NX devices.• Fixed an issue with ECHO detection.• Remapped CSR to follow the offset defined in the LTPI Specification.• Optimized to reduce resource utilization.• Merged CSR and Data Channel APB interfaces.• Changed system clock requirement – now uses a fixed frequency instead of being dependent on the LVDS frequency.• Optimized the implementation of bidirectional I2C.• Simplified and removed certain IP signals – for example, GDDR control signals are now handled internally within the IP.• Software primitives are now visible.

DC-SCM LTPI IP v1.6.0

Software	Software Version	Summary of Changes
Lattice Radiant	2024.2	Updated to support the LTPI specification v1.1 revision 1.1 (May 2024).

DC-SCM LTPI IP Earlier Versions

IP Version	Summary of Changes
1.5.1	Masked unused APB CSR address (31:7) bits for the Propel software compatibility.
1.5.0	<ul style="list-style-type: none">• Added MCTP over I2C channel support.• Updated CRC implementation:<ul style="list-style-type: none">• For LTPI version 1.1 or later, CRC is computed without inverted/reflected input and output.• For older versions, CRC is computed with inverted/reflected input and output.• Fixed minor issue in packet parser module.• Made other minor GUI enhancements.
1.4.4	<ul style="list-style-type: none">• Added an optional configurable built-in timer for I2C channel.• Added an optional STOP event generation feature for I2C CSR reset when built-in timer is disabled.• Updated the NL GPIO tunneling implementation:<ul style="list-style-type: none">• Number of virtual input and output ports is always the same.• Frame counter starts at count 0 instead of 1.• Added I2C-related flags in the interrupt register.• Added new debug ports.• Made other minor GUI enhancements.
1.4.3	Enhanced IP implementation to resolve issues found in the MachXO5-NX hardware validation.

IP Version	Summary of Changes
1.4.2	<ul style="list-style-type: none"> Added support for I2C topology with external I2C target devices in the I2C controller side – Previous version of the IP required no other external I2C target device on the I2C controller side. Fixed an issue in aligner logic. Fixed an issue in clock compensation logic of SDR mode for MachXO5-NX devices. Changed default value of <i>Enable Clock Compensation</i> attribute to <i>Enabled</i>. Updated <i>sync_rdy_o</i> output port to be always available in the generated IP. Made other minor IP enhancements.
1.4.1	<ul style="list-style-type: none"> Fixed an issue with Data Channel read operation. Fixed a corner case issue related to I2C start and stop operations. Fixed LTPi version to 1.0 in GUI.
1.4.0	<ul style="list-style-type: none"> Enhanced Data Channel support for better usability – Separated APB interface for IP CSR and Data Channel access for SCM mode. Made minor enhancement in system bus support.
1.3.0	<ul style="list-style-type: none"> Added support for MachXO5-NX devices. Expanded UART bus support from 8 to 24 maximum. Enhanced Default and Custom I/O frame: <ul style="list-style-type: none"> For Default I/O Frame, channels can now be disabled. For Custom I/O Frame, sequence of channels in the frame is now customizable. Added a new tab in GUI for Frame Format view. Added descriptions for each attribute in GUI when hovered. Added new debug ports. Made other minor IP enhancements.
1.2.1	Fixed an issue in I2C repeated start operations.
1.2.0	<ul style="list-style-type: none"> Added support for Mach-NX devices. Fixed minor bug in interrupt reporting.
1.1.1	Enhanced word alignment algorithm.
1.1.0	Initial release for OCP DC-SCM 2.0 LTPi version 1.0 compliance.
1.0.0	Initial release.

References

- [DC-SCM LTP1 IP User Guide \(FPGA-IPUG-02200\)](#)
- [Certus-NX web page](#)
- [CertusPro-NX web page](#)
- [CrossLink-NX web page](#)
- [Mach-NX web page](#)
- [MachXO3 web page](#)
- [MachXO3D web page](#)
- [MachXO4 web page](#)
- [MachXO5-NX web page](#)
- [DC-SCM LTP1 IP Core web page](#)
- [Lattice Propel Design Environment web page](#)
- [Lattice Radiant Software web page](#)
- [Open Compute Project® web page](#)
- [Lattice Insights web page for Lattice Semiconductor training courses and learning plans](#)

Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport.

For frequently asked questions, refer to the Lattice Answer Database at
www.latticesemi.com/Support/AnswerDatabase.



www.latticesemi.com