



Pixel-to-Byte Converter IP

IP Version: v1.9.2

User Guide

FPGA-IPUG-02094-2.1

December 2025

Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUNDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

Inclusive Language

This document was created consistent with Lattice Semiconductor's inclusive language policy. In some cases, the language in underlying tools and other items may not yet have been updated. Please refer to Lattice's inclusive language [FAQ 6878](#) for a cross reference of terms. Note in some cases such as register names and state names it has been necessary to continue to utilize older terminology for compatibility.

Contents

Contents.....	3
Abbreviations in This Document.....	6
1. Introduction.....	7
1.1. Overview of the IP.....	7
1.2. Quick Facts.....	8
1.3. IP Support Summary.....	8
1.4. Features.....	9
1.4.1. Supported Features.....	9
1.4.2. Unsupported Features.....	9
1.5. Licensing and Ordering Information.....	9
1.6. Hardware Support.....	9
1.7. Minimum Device Requirements.....	9
1.8. Naming Conventions.....	9
1.8.1. Nomenclature.....	9
1.8.2. Data Ordering and Data Types.....	10
1.8.3. Signal Names.....	10
1.8.4. Attribute Names.....	10
2. Functional Description.....	11
2.1. IP architecture Overview.....	11
2.1.1. Pixel-side Native Interface.....	13
2.1.2. Byte-side Native Interface.....	13
2.1.3. AXI4 – Stream Receiver Interface.....	14
2.1.4. AXI4 – Stream Transmitter Interface.....	14
2.1.5. APB Receiver Interface.....	15
2.1.6. Pixel-to-Byte Core Module.....	16
2.2. Clocking.....	19
2.3. Reset.....	20
2.4. User Interfaces.....	21
2.5. Timing Specifications.....	21
2.5.1. Operational Timing Specifications.....	21
2.5.2. Handshaking Timing Specifications.....	25
3. IP Parameter Description.....	28
3.1. General.....	28
3.2. Supported Configurations.....	30
4. Signal Description.....	32
5. Register Description.....	35
5.1. Register Address Map.....	35
5.2. REG0 Register.....	35
5.3. REG1 Register.....	35
6. Designing with the IP.....	36
6.1. Generating and Instantiating the IP.....	36
6.1.1. Generated Files and File Structure.....	38
6.2. Design Implementation.....	39
6.3. Constraining the IP.....	39
6.4. Running Functional Simulation.....	40
6.4.1. Setting Up Test Bench.....	40
6.4.2. Running Simulation.....	41
6.4.3. Simulation Results.....	43
7. Design Considerations.....	44
Appendix A. Resource Utilization.....	45
References.....	46

Technical Support Assistance	47
Revision History	48

Figures

Figure 1.1. Sample Parallel Interface to MIPI DSI System Diagram	7
Figure 1.2. Pixel-to-Byte Converter IP General Diagram	7
Figure 2.1. Pixel-to-Byte Converter IP Functional Diagram	12
Figure 2.2. Ports of Pixel-to-Byte for Pixel/Byte Native Interface	13
Figure 2.3. Checking of Valid Byte Data with Misaligned Word Count	13
Figure 2.4. Pixel Data Mapping with AXI4-Stream Receiver Interface	14
Figure 2.5. Ports of Pixel-to-Byte with AXI4-Stream Receiver and Transmitter Interfaces Enabled	15
Figure 2.6. Ports of Pixel-to-Byte with APB Interface Enabled	16
Figure 2.7. Pixel-to-Byte FIFO Diagram	17
Figure 2.8. Clock Domain Crossing Block Diagram	19
Figure 2.9. Display Parallel Input Interface Timing Diagram (DSI)	21
Figure 2.10. Camera Sensor Parallel Input Interface Timing Diagram (CSI-2)	21
Figure 2.11. Sample Input to Output Timing Diagram (RGB888, Gear 8, 1 Tx lane, 1 Pixel per Pixel Clock)	22
Figure 2.12. Sample Input to Output Timing Diagram (RGB888, Gear 16, 1 Tx lane, 1 Pixel per Pixel Clock)	22
Figure 2.13. Sample Input to Output Timing Diagram (RGB888, Gear 8, 4 Tx lanes, 1 Pixel per Pixel Clock)	23
Figure 2.14. Sample Input to Output Timing Diagram (RGB888, Gear 16, 4 Tx lanes, 1 Pixel per Pixel Clock)	23
Figure 2.15. Sample Input to Output Timing Diagram (RGB888, Gear 8, 1 Tx lane, 2 Pixels per Pixel Clock)	23
Figure 2.16. Sample Input to Output Timing Diagram (RGB888, Gear 16, 1 Tx lane, 2 Pixels per Pixel Clock)	24
Figure 2.17. Sample Input to Output Timing Diagram (RGB888, Gear 8, 4 Tx lanes, 2 Pixels per Pixel Clock)	24
Figure 2.18. Sample Input to Output Timing Diagram (RGB888, Gear 16, 4 Tx lanes, 2 Pixels per Pixel Clock)	24
Figure 2.19. Handshake Signals Timing Diagram	25
Figure 2.20. Handshake Timing Diagram for DSI Short Packet	26
Figure 2.21. Handshake Timing Diagram for CSI-2 Short Packet	26
Figure 2.22. Handshake Timing Diagram for Long Packet	27
Figure 6.1. Module/IP Block Wizard	36
Figure 6.2. IP Configuration	37
Figure 6.3. Generated Result	38
Figure 6.4. Adding Constraint	40
Figure 6.5. Timing Constraints	40
Figure 6.6. Testbench Directory Structure	41
Figure 6.7. Simulation Wizard	41
Figure 6.8. Add and Reorder Source	42
Figure 6.9. Simulation Wizard	42
Figure 6.10. Transcript Terminal	43

Tables

Table 1.1. Quick Facts	8
Table 1.2. Pixel-to-Byte Converter IP Support Readiness	8
Table 2.1. Mapping of axim_tdata_o Port	15
Table 2.2. Additional FIFO Terminologies	18
Table 2.3. hres Computation Based on Data Type	18
Table 2.4. Clock Domain Crossing	19
Table 2.5. Reset Signal	20
Table 2.6. User Interfaces and Supported Protocol	21
Table 2.7. Output Byte Data Bus Width Allocation	22
Table 3.1. General Attributes	28
Table 3.2. Byte Count Restriction	29
Table 3.3. Supported Configurations for DSI	30
Table 3.4. Supported Configurations for CSI-2	30
Table 4.1. Pixel-to-Byte IP Signal Description	32
Table 5.1. Register Address Map	35
Table 5.2. REG0 Register	35
Table 5.3. REG1 Register	35
Table 6.1. Generated File List	38
Table A.1. CertusPro-NX Device and Tool Tested	45
Table A.2. Resource Utilization on CertusPro-NX Device	45

Abbreviations in This Document

A list of abbreviations used in this document.

Abbreviation	Definition
APB	Advanced Peripheral Bus
AXI	Advanced eXtensible Interface
CIL	Control and Interface Logic
CPI	Camera Parallel Interface
CSI	Camera Serial Interface
DSI	Display Serial Interface
EBR	Embedded Block RAM
FIFO	First In, First Out
FPGA	Field-Programmable Gate Array
GUI	Graphical User Interface
I/O	Input/Output
IP	Intellectual Property
LSB	Least Significant Bit
LSE	Lattice Synthesis Engine
LUT	Look-Up Table
LVDS	Low-voltage Differential Signaling
MIPI	Mobile Industry Processor Interface
RAM	Random Access Memory
RGB	Red Green Blue
RO	Read-Only
RTL	Register Transfer Level
RW	Read-Write
Rx	Receiver
Tx	Transmitter
W1C	Write 1 to Clear

1. Introduction

1.1. Overview of the IP

The Lattice Semiconductor Pixel-to-Byte Converter IP converts a standard parallel video interface to DSI or CSI-2 data. This IP is used together with the Lattice CrossLink™-NX, Certus™-NX, CertusPro™-NX, MachXO5™-NX, Lattice Avant™, and Certus-N2 FPGA device families.

The increasing demand for better displays makes bridging applications very popular. Mobile Industry Processor Interface (MIPI®) D-PHY has become the industry's primary high-speed PHY solution for camera and display interconnection in mobile devices. It is typically used in conjunction with MIPI Camera Serial Interface-2 (CSI-2) and MIPI Display Serial Interface (DSI) protocol specifications. It meets the requirements of low-power, low noise generation, and high noise immunity that mobile phone designs demand.

MIPI D-PHY is designed to replace traditional parallel bus based on LVCMOS or LVDS. However, many processors and displays/cameras still use an RGB or CMOS as interface. So, to connect to a MIPI D-PHY IP, a converter logic is required to convert the parallel interface into MIPI D-PHY byte packet compatible format.

This document describes the use of Lattice FPGA technology for applications requiring conversion of parallel interface to MIPI D-PHY byte packet compatible format. This design can be used in multiple configurations.




Figure 1.1. Sample Parallel Interface to MIPI DSI System Diagram




Figure 1.2. Pixel-to-Byte Converter IP General Diagram

1.2. Quick Facts

Table 1.1 presents a summary of the IP Core.

Table 1.1. Quick Facts

IP Requirements	Supported Devices	Lattice Avant, CrossLink-NX, Certus-NX, CertusPro-NX, MachXO5-NX, and Certus-N2
	IP Changes ¹	For a list of changes to the IP, refer to the Pixel-to-Byte Converter IP Release Notes (FPGA-RN-02020) .
Resource Utilization	Supported User Interface	Native Interface, AXI-4 Stream Interface
	Resources	Refer to Appendix A. Resource Utilization
Design Tool Support	Lattice Implementation	IP Core v1.9.2 – Lattice Radiant™ Software 2025.2
	Synthesis	Lattice Synthesis Engine (LSE), Synopsys Synplify Pro® for Lattice
	Simulation	Refer to the Lattice Radiant user guide for the list of supported simulators.

Note:

1. In some instances, the IP may be updated without changes to the user guide. This user guide may reflect an earlier IP version but remains fully compatible with the later IP version. Refer to the IP Release Notes for the latest updates.

1.3. IP Support Summary

The table below lists selected IP configurations. For a full overview of all supported features of this IP, refer to the [Features](#) section.

Table 1.2. Pixel-to-Byte Converter IP Support Readiness

Device Family	Data Type	Tx Interface	No. of Input Pixel Lanes	Tx Gear	No. of Tx Lanes	Byte Clock Freq. (MHz)	Pixel Clock Freq. (MHz)	Radiant Timing Model	Hardware Validated
Avant, Certus-N2	RAW10	CSI2	1	8	1	187.5	150	Preliminary	No
	RGB888	DSI	1	8	1	187.5	62.5	Preliminary	No
	RAW12	CSI2	1	8	1	187.5	125	Preliminary	No
	RAW8	CSI2	2	8	2	187.5	187.5	Preliminary	No
	RAW16	CSI2	4	8	2	187.5	45	Preliminary	No
	RGB565	CSI2	4	8	2	187.5	45	Preliminary	No
	RGB565	CSI2	2	16	2	156.25	156.25	Preliminary	No
	RAW12	CSI2	4	8	4	187.5	125	Preliminary	No
	RGB888	DSI	4	16	4	150	100	Preliminary	No
	RAW14	CSI2	2	8	2	175	100	Preliminary	No
	RGB666	DSI	2	8	1	112.5	25	Preliminary	No
CrossLink-NX, CertusPro-NX	RAW12	CSI2	2	16	2	150	200	Preliminary	No
	RAW10	CSI2	1	8	1	187.5	150	Final	No
	RGB888	DSI	1	8	1	187.5	62.5	Final	No
	RAW12	CSI2	1	8	1	187.5	125	Final	No
	RAW8	CSI2	2	8	2	187.5	187.5	Final	No
	RAW16	CSI2	4	8	2	187.5	45	Final	No
	RGB565	CSI2	4	8	2	187.5	45	Final	No
	RGB565	CSI2	2	16	2	156.25	156.25	Final	No
	RAW12	CSI2	4	8	4	187.5	125	Final	No
	RGB888	DSI	4	16	4	150	100	Final	No
	RAW14	CSI2	2	8	2	175	100	Final	No
	RGB666	DSI	2	8	1	112.5	25	Final	No

Device Family	Data Type	Tx Interface	No. of Input Pixel Lanes	Tx Gear	No. of Tx Lanes	Byte Clock Freq. (MHz)	Pixel Clock Freq. (MHz)	Radiant Timing Model	Hardware Validated
	RAW12	CSI2	2	16	2	150	200	Final	No
Certus-NX, MachXO5-NX	RAW10	CSI2	1	8	1	187.5	150	Final	No
	RGB888	DSI	1	8	1	187.5	62.5	Final	No
	RAW12	CSI2	1	8	1	187.5	125	Final	No
	RAW8	CSI2	2	8	2	187.5	187.5	Final	No
	RAW16	CSI2	4	8	2	187.5	45	Final	No
	RGB565	CSI2	4	8	2	187.5	45	Final	No
	RGB565	CSI2	2	16	2	156.25	156.25	Final	No
	RAW12	CSI2	4	8	4	187.5	125	Final	No
	RGB888	DSI	4	16	4	150	100	Final	No
	RAW14	CSI2	2	8	2	175	100	Final	No
	RGB666	DSI	2	8	1	112.5	25	Final	No
	RAW12	CSI2	2	16	2	150	200	Final	No

1.4. Features

1.4.1. Supported Features

The key features of the Pixel-to-Byte Converter IP include:

- Support for RGB888, RGB666, RGB444, RGB555, RGB565, RAW8, RAW10, RAW12, RAW14, RAW16, YUV420/YUV422 8/10-bit video formats
- Conversion of 1, 2, 4, 6, 8, or 10 pixels per pixel clock into MIPI D-PHY byte packet compatible format
- Support for byte arrangement for 1, 2, or 4 MIPI D-PHY data lanes
- Optional AXI4 Streaming interface for pixel and byte data
- APB Interface for configuration and status

1.4.2. Unsupported Features

The IP does not support configuration through registers.

1.5. Licensing and Ordering Information

The Pixel-to-Byte Converter IP is provided at no additional cost with the Lattice Radiant software.

1.6. Hardware Support

Hardware support is available in a future release.

1.7. Minimum Device Requirements

Refer to [Appendix A. Resource Utilization](#) for the minimum required resources to instantiate this IP.

1.8. Naming Conventions

1.8.1. Nomenclature

The nomenclature used in this document is based on Verilog HDL. This includes radix indications and logical operators.

1.8.2. Data Ordering and Data Types

The most significant bit within the pixel data is the highest index.

1.8.3. Signal Names

Signal Names that end with:

- `_n` are active low (asserted when value is logic 0)
- `_i` are input signals
- `_o` are output signals
- `_io` are bi-directional input/output signals

1.8.4. Attribute Names

Attribute names in this document are formatted in title case and italicized (*Attribute Name*).

2. Functional Description

2.1. IP architecture Overview

The Pixel-to-Byte Converter IP converts a standard parallel video interface to either DSI or CSI-2 byte packets. The input interface for the design consists of a pixel clock and pixel bus. For DSI, the packets also include vertical and horizontal sync flags, and a data enable. For CSI-2, they consist of frame, line, and data valid flags.

Figure 2.1 shows the Pixel-to-Byte IP functional diagram. The pixel domain is responsible for the reception and processing of pixel data, while the byte domain processes and transmits byte data in the CSI-2/DSI standard. This byte data stream is compatible with different MIPI D-PHY applications.

Note: The dashed lines in the figure are optional components/signals and may not be available in the IP depending on the attribute selected.

In summary, the Pixel-to-Byte IP consists of the following blocks:

- Pixel-side Native Interface¹
- Byte-side Native Interface¹
- AXI4-Stream Receiver Interface¹
- AXI4-Stream Transmitter Interface¹
- APB Receiver Interface
- Pixel-to-Byte Core Module

Note:

1. The Native Interface is disabled when its corresponding AXI4 Stream interface is enabled, and vice versa.




Figure 2.1. Pixel-to-Byte Converter IP Functional Diagram

2.1.1. Pixel-side Native Interface

The Pixel-side Native Interface receives pixel data stream from a parallel interface to be converted to CSI2/DSI format byte data.

2.1.2. Byte-side Native Interface

Byte-side Native Interface outputs the converted byte data stream in CSI2/DSI format. Figure 2.2 shows the ports of the Pixel-to-Byte IP if both Pixel-side and Byte-side Native interfaces are enabled. Ports are replaced accordingly depending on the chosen configuration.




Figure 2.2. Ports of Pixel-to-Byte for Pixel/Byte Native Interface

Byte data output is dependent on the provided word count. When inputting word count values not aligned with the number of byte clock cycles required to complete the whole byte conversion, you must check which byte data are considered valid. Refer to Figure 2.3 for checking of valid byte data in scenario with misaligned word count.




Figure 2.3. Checking of Valid Byte Data with Misaligned Word Count

2.1.3. AXI4 – Stream Receiver Interface

When the AXI4 - Stream Receiver Interface is enabled, the Pixel-side Native Interface's pixel data ports are disabled and are instead received through the AXI4 - Stream Receiver Interface. This interface implementation does not support backpressure. Also, `axis_tready_o` is always asserted, signifying that all incoming pixel data are considered valid and are processed by the IP. To indicate valid pixel data, `axis_tvalid_i` needs to be asserted. For CSI-2, `dvalid_i` must be asserted alongside `axis_tvalid_i` to ensure proper detection of valid pixel data by the IP.

Figure 2.4 shows the parsing of input pixels from AXI4-Stream Receiver Interface. Bus width of `axis_tdata_i` is set to `AXI_PIX_WIDTH` and its value is always a byte-multiple as defined by the AXI4-Stream protocol. Padding of zeroes is done if the product of *Number of Input Pixel Lanes* and pixel data bus width (`PD_BUS_WIDTH`) is less than the ceiling value of `AXI_PIX_WIDTH`. Pixels are mapped accordingly based on the configured *Number of Input Pixel Lanes* where each lane has a pixel data bus width value that depends on *Data Type* attribute. This information can be seen in the Notes of Table 4.1.




Figure 2.4. Pixel Data Mapping with AXI4-Stream Receiver Interface

2.1.4. AXI4 – Stream Transmitter Interface

When the AXI4 - Stream Transmitter Interface is enabled, converted byte data is transmitted through this interface instead of the Byte-side Native Interface. The `axim_tvalid_o` signal acts as a byte valid/enable and byte data is driven on `axim_tdata_o`. Additionally, `axim_tvalid_o` may be asserted to indicate changes in data type for sync signals without any corresponding valid byte data.

The `axim_tdata_o` consists of parsed data from `byte_data_o`, `wc_o`, and `data_type_o`. The size of the `axim_tdata_o` varies depending on the *Number of Tx Lanes* (`NUM_TX_LANES`) and *Tx Gear* (`TX_GEAR`) configured. Table 2.1 shows the details of mapping of `axim_tdata_o`. This interface does not support backpressure. It is expected to always have `axim_tready_i` asserted, meaning that byte data is always considered to be read once made available by the IP through `axim_tvalid_o` assertion.

Figure 2.5 shows the ports of Pixel-to-Byte IP when both AXI4-Stream Receiver and Transmitter Interface are enabled.

Table 2.1. Mapping of axim_tdata_o Port

AXI4-Stream Transmitter	Byte side Native Interface
axim_tdata_o [5: 0]	data_type_o
axim_tdata_o [21: 6]	wc_o
axim_tdata_o [DATA_WIDTH+22-1: 22]	byte_data_o
axim_tdata_o[DATA_WIDTH+24-1 :DATA_WIDTH+22]	2'b00

Note: DATA_WIDTH = NUM_TX_LANES × TX_GEAR




Figure 2.5. Ports of Pixel-to-Byte with AXI4-Stream Receiver and Transmitter Interfaces Enabled

2.1.5. APB Receiver Interface

When APB Receiver Interface is enabled, the IP implements an APB 3.0 receiver interface for register programming and status reading. Figure 2.6 shows the ports of Pixel-to-Byte IP when APB Receiver Interface enabled. It maintains REG0 and REG1 registers for configuration/status. Refer to *APB 3.0 specification* for protocol details. For more information regarding the registers, see the [Register Description](#) section.




Figure 2.6. Ports of Pixel-to-Byte with APB Interface Enabled

2.1.6. Pixel-to-Byte Core Module

The top wrapper instantiates the different modules used in the IP. It instantiates the Pixel-to-Byte Core Module which does pixel-to-byte packet conversion. It also instantiates different wrapper modules for Pixel-to-Byte converter logic for each data type, including the FIFO and synchronizer module.

2.1.6.1. FIFO

FIFO is being implemented in this module to store pixel data in pixel clock and turn it to byte format in byte clock. [Figure 2.7](#) shows the Pixel-to-Byte FIFO Diagram.




Figure 2.7. Pixel-to-Byte FIFO Diagram

The FIFO width is equal to the lowest multiple of the input pixel data width. The input pixel data width is greater than or equal to the input bus width. The FIFO width also determines the number of pixels that are grouped together and written to the same FIFO address.

FIFO depth is the maximum number of data that can be stored. To avoid FIFO full/overflow and empty/underflow states, define the Data Safe Zone by setting the Read Delay attribute. The Read Delay attribute is the minimum value that triggers the start of reading data from the FIFO. Read Delay is the same as FIFO Threshold.

2.1.6.2. FIFO Computations and Considerations

The three attributes in the FIFO are as follows:

- FIFO_width – indicates the size per write in the FIFO
- FIFO_depth – indicates the maximum capacity of the FIFO
- FIFO_threshold – triggers the start of data transfer in the byte side

The three attributes are automatically calculated in the FIFO unless Manual Adjust attribute box is checked.

The FIFO_width, FIFO_depth, and FIFO_threshold values have dependencies on the attributes listed below. For more information, refer to [Table 3.1](#).

- *Data Type*
- *Number of Input Pixel Lanes*
- *Pixel Clock Frequency*
- *PD_BUS_WIDTH*
- *Number of Tx Lanes*
- *TX Gear*
- *Byte Clock Frequency*
- *Word Count*

Hence, FIFO_width, FIFO_depth, and FIFO_threshold values may vary depending on the other attributes listed above. Additional definitions that can help in FIFO computations is listed in [Table 2.2](#).

Table 2.2. Additional FIFO Terminologies

Expression	Value
Rx_width	$PD_BUS_WIDTH \times \text{Number of Input Pixel Lanes}$
Tx_width	$\text{Number of Tx Lanes} \times TX\ Gear$
Receiver Data Rate	$Rx_width \times \text{Pixel Clock Frequency}$
Transmitter Data Rate	$Tx_width \times \text{Byte Clock Frequency}$
N_ratio	$\text{Transmitter Data Rate} / \text{Receiver Data Rate}$

Rx_width is the word width on the Pixel side and Tx_width is the word width on the byte side.

The FIFO width depends on the following values:

- Data Type
- Rx_width
- Tx_width

For RAW12, RAW14, and RAW16 data types, FIFO width also depends on the Byte Count Restriction. This is shown in [Table 3.2](#).

Then, the FIFO_width can be calculated as follows:

```

If DATA_TYPE = RAW12
    FIFO_Width = 3.0 * Rx_width
Else if DATA_TYPE = RAW14
    FIFO_Width = 7.0 * Rx_width
Else if DATA_TYPE = RAW 16,
    FIFO_Width = 2.0 * Rx_width
Else
    FIFO_Width = Tx_width * ceil (Rx_width / Tx_width)

```

Where ceil function returns an integer value that is equal or greater than the calculated value of Rx_width/Tx_width.

In addition, the data flow speed on the pixel side is the *Receiver Data Rate* and the data flow speed on the byte side is the *Transmitter Data Rate*. The FIFO Depth and FIFO Threshold depend on the ratio of data flow speed on the pixel side and on the byte side. This ratio is the N_ratio. *Receiver Data Rate* should be less than or equal to the *Transmitter Data Rate* to ensure no overflow/underflow states would occur.

To get FIFO_depth and FIFO_threshold, *Word Count* must be converted into a number of valid pixels per line. This value is called horizontal resolution (hres). [Table 2.3](#) shows the different hres computation according to the *Data Type* selected.

Table 2.3. hres Computation Based on Data Type

Data Type	hres Equivalent
RAW8, YUV420-8bit, YUV422-8bit	$\text{Word Count} / \text{Number of Input Pixel Lanes}$
RAW10, YUV420-10bit, YUV422-10bit	$(4/5) * (\text{Word Count} / \text{Number of Input Pixel Lanes})$
RAW12	$(2/3) * (\text{Word Count} / \text{Number of Input Pixel Lanes})$
RAW14	$(4/7) * (\text{Word Count} / \text{Number of Input Pixel Lanes})$
RAW16	$(1/2) * (\text{Word Count} / \text{Number of Input Pixel Lanes})$
RGB444	$(1/2) * (\text{Word Count} / \text{Number of Input Pixel Lanes})$
RGB555	$(1/2) * (\text{Word Count} / \text{Number of Input Pixel Lanes})$
RGB565	$(1/2) * (\text{Word Count} / \text{Number of Input Pixel Lanes})$
RGB888	$(1/3) * (\text{Word Count} / \text{Number of Input Pixel Lanes})$
RGB666	$(4/9) * (\text{Word Count} / \text{Number of Input Pixel Lanes})$

FIFO_threshold can be calculated as follows:

```
FIFO_threshold = int(ceil(hres)-floor(hres/n_ratio))
```

Where floor function returns an integer value that is equal or lesser than the calculated value of hres/n_ratio.

FIFO_depth can be calculated as follows:

```
For YUV420-8bit and YUV420-10bit:
    FIFO_depth=max(2clog2(2*FIFO_threshold+6), 512)
For other data types:
    FIFO_depth=max(2clog2(FIFO_threshold+6), 512)
```

Where clog2 function returns a ceil-ed integer value after logarithmic base 2 operation is applied to the expression.

For more information regarding FIFO_depth, refer to the [Design Considerations](#) section.

2.1.6.3. Synchronizer

Synchronizer module is a two-level synchronizer used to synchronize the input data into a different clock domain. In the design, the synchronizer module is used to synchronize the system reset into pixel, byte, and APB clock domains before it is used in the system.

2.2. Clocking




Figure 2.8. Clock Domain Crossing Block Diagram

Table 2.4. Clock Domain Crossing

Clock Domain Crossing	Handling Approach
Pixel Clock to Byte Clock	Parameterized Module Interfacing FIFO IP

The general guideline maintained in Pixel-to-Byte IP is for the N_ratio to be greater than or equal to 1. For more details regarding N_ratio, refer to [FIFO Computations and Considerations](#).

The formula for N_ratio and example cases are shown below:

$$N_ratio = \frac{\text{Transmitter Data Rate}}{\text{Receiver Data Rate}} = \frac{\text{Number of Tx lanes} \times \text{Tx Gear} \times \text{Byte Clock Frequency} \times \text{Useful Rate}}{\text{Pixel Data Bus Width} \times \text{Number of Input Pixel Lanes} \times \text{Pixel Clock Frequency}}$$

Where, *Useful Rate* depends on *Data Type* and is used for easier byte alignment.

```
If DATA_TYPE = RGB444
    Useful_Rate = 12/16
Else if DATA_TYPE = RGB555
    Useful_Rate = 15/16
Else
    Useful_Rate = 1.0
```

Where, *Transmitter Data Rate* ≥ *Receiver Data Rate*.

Examples:

- IP configuration: *Data Type == RGB888; Number of Input Pixel Lanes == 1, Tx Gear == 8, Number of Tx Lanes == 4, Pixel Clock Frequency = 60 MHz, Byte Clock Frequency = 80 MHz:*

$$N_ratio = \frac{\text{Transmitter Data Rate}}{\text{Receiver Data Rate}} = \frac{4 \times 8 \times 80}{24 \times 1 \times 60}$$

$$N_ratio = 1.778$$

- IP configuration: *Data Type == RGB666; Number of Input Pixel Lanes == 1, Tx Gear == 8, Number of Tx Lanes == 2, Pixel Clock Frequency = 60 MHz, Byte Clock Frequency = 80 MHz:*

$$N_ratio = \frac{\text{Byte Clock}}{\text{Pixel Clock}} = \frac{8 \times 2 \times 80}{18 \times 1 \times 60}$$

$$N_ratio = 1.185$$

To maintain the *N_ratio* requirement, it is recommended to derive both the pixel and the byte clocks from one common source or use the pixel clock as the reference to the PLL generating the byte clock. Refer to [Table 4.1](#) for more information on clock signal interface and requirement.

2.3. Reset

Table 2.5. Reset Signal

Reset Signal	Direction	Description
rst_n_i	Input	- Asynchronous active low system reset. 0 - System on reset

rst_n_i connected to the Pixel-to-Byte Converter is an active low reset with a synchronous release is used in the design. Follow the initialization and reset sequence below:

- Assert active low system reset for at least three cycles of the slower clock (the slower clock can be either pix_clk_i or byte_clk_i).
- Pixel-to-Byte Converter is ready to process data after reset.

2.4. User Interfaces

Table 2.6. User Interfaces and Supported Protocol

User Interface	Supported Protocols	Description
Pixel-side Native Interface	Camera Parallel Interface	CPI is one of the image sensor interfaces specified by the MIPI alliance. It connects multiple signals from parallel interface to video data bus from an image sensor.
Byte-side Native Interface	DSI (Display Serial Interface)	DSI protocol is commonly targeted at LCD and similar display technologies. It defines a serial bus communication protocol between the host (source of the image data), and the device which is the destination.
	CSI-2 (Camera Serial Interface 2)	MIPI CSI-2 is a widely adopted, high speed protocol for transmission of still and video images from image sensors to application processors. Communication protocol between the host (source of the image data), and the device which is the destination.

2.5. Timing Specifications

2.5.1. Operational Timing Specifications

This section contains operational timing diagrams applicable to the Pixel-to-Byte IP.

[Figure 2.9](#) and [Figure 2.10](#) show the timing diagram of display and camera parallel input interface respectively. It follows the standard DSI/CSI-2 interface protocol with the following signals:

- VSYNC, HSYNC, Data Enable for DSI
- Frame Valid, Line Valid, and Data Valid for CSI-2
- Pixel data

All signals listed above are clocked by pixel clock. The number of pixels per pixel clock depends on the number of input pixel clocks selected during design configuration. Input pixel data is converted to byte data compatible with MIPI D-PHY packet with a bus width that is dependent on gearing and configured number of transmitter lanes. LSB of input pixel data is transmitted first. Byte arrangement is shown in [Table 2.7](#).




Figure 2.9. Display Parallel Input Interface Timing Diagram (DSI)




Figure 2.10. Camera Sensor Parallel Input Interface Timing Diagram (CSI-2)

Table 2.7. Output Byte Data Bus Width Allocation

byte_data_o	4-Lane		2-Lane		1-Lane	
	Gear 16	Gear 8	Gear 16	Gear 8	Gear 16	Gear 8
[7:0]	Byte 0	Byte 0	Byte 0	Byte 0	Byte 0	Byte 0
[15:8]	Byte 1	Byte 1	Byte 1	Byte 1	Byte 1	
[23:16]	Byte 2	Byte 2	Byte 2			
[31:24]	Byte 3	Byte 3	Byte 3			
[39:32]	Byte 4					
[47:40]	Byte 5					
[55:48]	Byte 6					
[63:56]	Byte 7					




Figure 2.11. Sample Input to Output Timing Diagram (RGB888, Gear 8, 1 Tx lane, 1 Pixel per Pixel Clock)




Figure 2.12. Sample Input to Output Timing Diagram (RGB888, Gear 16, 1 Tx lane, 1 Pixel per Pixel Clock)




Figure 2.13. Sample Input to Output Timing Diagram (RGB888, Gear 8, 4 Tx lanes, 1 Pixel per Pixel Clock)




Figure 2.14. Sample Input to Output Timing Diagram (RGB888, Gear 16, 4 Tx lanes, 1 Pixel per Pixel Clock)




Figure 2.15. Sample Input to Output Timing Diagram (RGB888, Gear 8, 1 Tx lane, 2 Pixels per Pixel Clock)




Figure 2.16. Sample Input to Output Timing Diagram (RGB888, Gear 16, 1 Tx lane, 2 Pixels per Pixel Clock)




Figure 2.17. Sample Input to Output Timing Diagram (RGB888, Gear 8, 4 Tx lanes, 2 Pixels per Pixel Clock)




Figure 2.18. Sample Input to Output Timing Diagram (RGB888, Gear 16, 4 Tx lanes, 2 Pixels per Pixel Clock)

2.5.2. Handshaking Timing Specifications

As Pixel-to-Byte Converter IP is interfaced to other MIPI D-PHY related IPs, handshaking is needed. Signals available in the Pixel-to-Byte Converter IP for handshaking are as follows:

- c2d_ready_i
- txfr_req_o
- txfr_en_i

Input signal txfr_en_i is expected to be asserted when MIPI D-PHY lanes are already in High Speed (HS) mode. The HS mode refers to the state after THS-ZERO until just before THS-TRAIL. Output signal txfr_req_o of the IP is asserted just before TLPX and when the c2d_ready_i signal is High. The input signal txfr_en_i should be asserted just right after THS-ZERO and until D-PHY lanes go to THS-TRAIL. For more details, refer to *Table 14 Global Operation Timing Parameters of MIPI Alliance Specification for D-PHY (v1.1)*.

Figure 2.19 shows handshake signals timing diagram. The handshaking sequence is as follows:

1. T0: c2d_ready_i is required to be asserted for handshaking to happen between Pixel-to-Byte and MIPI D-PHY.
2. T1: Once a DSI or CSI-2 sync signal or a valid pixel input is detected, txfr_req_o is asserted to request for HS mode to be enabled.
3. T2: Once clock cycle after request for HS mode is issued, c2d_ready_i is deasserted. This means that handshaking is acknowledged.
4. T3: After one clock cycle of handshaking is acknowledged, request for HS mode is cleared in which txfr_req_o is deasserted.
5. T4: The distance between assertion of txfr_req_o and txfr_en_i should be approximately the minimum requirement for TLPX + THS-PREPARE + THS-ZERO. Refer to *Table 14 Global Operation Timing Parameters of MIPI Alliance Specification for D-PHY, version 1.1*, for their corresponding values. For the Pixel-to-Byte IP, this is set to at least 195 ns.
6. T5: One clock cycle after assertion of txfr_en_i, sp_en_o or lp_en_o is asserted depending on the event detected by the handshaking. The sp_en_o is asserted for sync data handshake, while lp_en_o is asserted for payload data handshake.
7. T6-T7: After sp_en_o or lp_en_o is detected, txfr_en_i is deasserted. Its duration depends on whether short packet or long packet is identified. This is represented by wc_delay.
 - For sp_en_o, wc_delay is equal to 5 byte clock cycles
 - For lp_en_o, wc_delay is the time it takes for the whole byte conversion to be finished
8. T8: 160 ns + 10 unit intervals after the deassertion of txfr_en_i, c2d_ready_i is asserted to start the handshaking process again for both sync signals or payload data.




Figure 2.19. Handshake Signals Timing Diagram

Figure 2.20 and Figure 2.21 show the handshaking process for DSI and CSI-2 sync signals respectively. For concurrent events like positive and negative edges of hsync_i and vsync_i, this is considered as one sync event. Handshaking is enabled between T0 and T1 while c2d_ready_i is asserted. Once handshaking is finished, the process will start again for the next sync event at T8.




Figure 2.20. Handshake Timing Diagram for DSI Short Packet





Figure 2.21. Handshake Timing Diagram for CSI-2 Short Packet

Figure 2.22 shows the handshaking process with respect to pixel payload. This is similar to the process in Figure 2.20 and Figure 2.21, but the difference is txfr_en_i is asserted for both lp_en_o assertion and enabled byte conversion from T4 to T7. New pixel transmission and handshaking for the next queued event will only take place at T8 to ensure that overlapping with byte conversion at T6 to T7 would not occur.



Conditions:

- Data Type==RAW10/RAW12, Number of Input Pixel Lanes == 6/8/10:
- N=4 when Enable AXI4-Stream Transmitter==OFF
- N=6 when Enable AXI4-Stream Transmitter==ON
- Other Configurations:
- N=5 when Enable AXI4-Stream Transmitter==OFF
- N=7 when Enable AXI4-Stream Transmitter==ON

Figure 2.22. Handshake Timing Diagram for Long Packet

Follow these steps to perform handshaking with the CSI-2/DSI D-PHY Transmitter IP in CIL-enabled mode:

1. Leave the txfr_req_o signal of the Pixel-to-Byte IP unconnected.
2. Connect the txfr_en_i input of the Pixel-to-Byte IP to the d_hs_rdy_o output of the CSI-2/DSI D-PHY Transmitter IP.
3. Implement glue logic named c2d_ready_internal to manage the c2d_ready_i input of the Pixel-to-Byte IP:
 - Assert c2d_ready_internal when c2d_ready_o from the CSI-2/DSI D-PHY Transmitter IP is high.
 - Deassert c2d_ready_internal when txfr_req_o from the Pixel-to-Byte IP is high.
 - Connect c2d_ready_internal to the c2d_ready_i input of the Pixel-to-Byte IP.
4. Transmit pixel data to the Pixel-to-Byte IP along with dvalid_i and/or de_i While c2d_ready_internal is asserted.
5. Connect sp_en directly between the Pixel-to-Byte IP and the CSI-2/DSI D-PHY Transmitter IP, no handshake logic is required.
6. Implement glue logic for lp_en to delay its assertion by four clock cycles to align with byte_en, as required by the interface specification.

3. IP Parameter Description

This chapter provides information on how to generate and synthesize Pixel-to-Byte Converter IP Core using Lattice Radiant software and how to run simulation. For more details on the Lattice Radiant software, refer to the Lattice Radiant Software User Guide and relevant Lattice tutorials.

The configurable attributes of the Pixel-to-Byte IP are shown in the following tables. You can configure the IP by setting the attributes accordingly in the IP Catalog's Module/IP wizard of the Lattice Radiant software.

Wherever applicable, default values are in **bold**.

3.1. General

Table 3.1. General Attributes

Attribute	Selectable Values	Dependency on Other Attributes	Description
General			
Data Type ^{1, 2}	RGB888, RGB666, RGB444, RGB555, RGB565, RAW8, RAW10 , RAW12, RAW14, RAW16, YUV420_8, YUV420_10, YUV422_8, YUV422_10	Tx Interface	Specify the data type depending on the Data Format selected
Pixel Interface			
Number of Input Pixel Lanes ^{1, 2, 3}	1 , 2, 4, 6, 8, 10	Tx Interface, Data Type, Number of Tx Lanes	Specify the number of input pixel lanes
Pixel Clock Frequency (MHz) ^{1, 2}	10-200, 60 (non-Avant) 10-250, 60 (Avant)	None	Specify the Pixel Clock Frequency to be used
Enable AXI4-Stream Receiver Interface	OFF , ON	None	Enable AXI4-Stream Receiver Interface
Receiver Data Rate (Mb/s)	Non-editable The default value is 600	Data Type, Number of Input Pixel Lanes, Pixel Clock Frequency	Specify the data rate on the pixel domain
Byte Interface			
Tx Interface ⁴	CSI2 , DSI	None	Set the Tx interface
DSI Mode	Non-Burst Pulses , Non-Burst Events	Tx Interface	Specify the mode for DSI
Number of Tx Lanes ^{2, 5}	1 , 2, 4	None	Set the target number of MIPI D-PHY Tx lanes
Tx Gear ^{2, 5, 6}	8 , 16	Tx Interface, Data Type, Number of Tx Lanes, Number of Tx Lanes, number of Input Pixel Per Clock	Specify the target Tx gearing
Byte Clock Frequency (MHz) ^{2, 5}	10-200, 80 (non-Avant) 10-250, 80 (Avant)	None	Specify the Byte Clock Frequency
Enable AXI4-Stream Transmitter Interface	OFF , ON	None	Enable AXI4-Stream Transmitter Interface
Transmitter Data Rate (Mb/s)	Non-editable The default value is 640	Number of Tx Lanes, Tx Gear, Byte Clock Frequency	Specify the data rate on the pixel domain
Miscellaneous			
Enable APB Interface	OFF , ON	None	Enable APB Receiver Interface
Enable Handshake Signals	Checked , unchecked	Greyed out, always checked	—
Enable Line Valid Mask Signals	OFF , ON	Tx Interface	Enable Line Valid Mask Signals

Attribute	Selectable Values	Dependency on Other Attributes	Description
FIFO			
Word Count	3 – 65535 The default value is equal to the MIN_WC value	Data Type	MIN_WC is a computed value, which depends on the Data Type. Refer to Table 3.2 . Byte Count Restriction for the actual value being used.
Manual Adjust	Unchecked , Checked	None	
Read Delay [1 – 65535]	1 – 65535 The default value is computed	Manual Adjust	Grayed out unless Manual Adjust box is checked
FIFO Depth [8-65536]	8 – 65536, 512	Manual Adjust	Grayed out unless Manual Adjust box is checked

Notes:

- Attribute is included in computation of *Transmitter Data Rate*. See the FIFO section for the computation.
- Transmitter Data Rate* must be greater than or equal to *Receiver Data Rate* to avoid FIFO overflow/underflow.
- Pixel data bus width of YUV data types refers to bits per YUV component instead of bits per YUV pixel.
 - For example, in YUV420-8bit, selecting *Number of Input Pixel Lanes* == 2 means two parallel 8-bit component is received per pix_clk_i cycle.
- For RGB data types (For CSI-2 and DSI formats), LSB is always transmitted first and considered as byte 0 in the byte conversion:
 - For CSI-2 format, the color arrangement must be in RGB order with B as the least significant byte.
 - For DSI format, the color arrangement must be in BGR order with R as the least significant byte.
- Attribute is included in computation of *Receiver Data Rate*. See the [FIFO](#) section for the computation.
- TX Gear* == 16 is generally recommended for high data rate applications. When FPGA core speed is limited, achieving timing closure at higher internal clock frequencies becomes challenging. This mode leverages a wider data bus, which can increase resource utilization, including logic usage and routing complexity. Using this mode at lower data rates may introduce errors, as the resulting byte clock becomes too slow that it can negatively impact and potentially violate D-PHY timing parameter calculations, since certain parameters have strict minimum and maximum timing constraints.

Table 3.2. Byte Count Restriction

Data Type	Byte Count Restriction
RGB888	multiple of 3
RGB666	multiple of 9
RGB444	multiple of 2
RGB555	multiple of 2
RGB565	multiple of 2
RAW8	multiple of 1
RAW10	multiple of 5
RAW12	multiple of 3
RAW14	multiple of 7
RAW16	multiple of 2
YUV420_8	multiple of 4
YUV420_10	multiple of 10
YUV422_8	multiple of 4
YUV422_10	multiple of 5

3.2. Supported Configurations

Table 3.3. Supported Configurations for DSI

Number of Input Pixel Lanes	Number of Tx Lanes	Tx Gear	Data Type
1	1	8	RGB666, RGB888
		16	RGB666, RGB888
	2	8	RGB666, RGB888
		16	RGB666, RGB888
	4	8	RGB666, RGB888
		16	RGB666, RGB888
2	1	8	RGB666, RGB888
		16	RGB666, RGB888
	2	8	RGB666, RGB888
		16	RGB666, RGB888
	4	8	RGB666, RGB888
		16	RGB666, RGB888
4	1	8	RGB666, RGB888
		16	RGB666, RGB888
	2	8	RGB666, RGB888
		16	RGB666, RGB888
	4	8	RGB666, RGB888
		16	RGB666, RGB888

Table 3.4. Supported Configurations for CSI-2

Number of Input Pixel Lanes	Number of Tx Lanes	Tx Gear	Data Type
1	1	8	RAW10, YUV420 10-bit, YUV422 10-bit, RAW12, RAW14, RAW16, RAW8, YUV420 8-bit, YUV422 8-bit, RGB888, RGB444, RGB555, RGB565
		16	RAW10, YUV420 10-bit, YUV422 10-bit, RAW12, RAW14, RAW16, RAW8, YUV420 8-bit, YUV422 8-bit, RGB888, RGB444, RGB555, RGB565
	2	8	RAW10, YUV420 10-bit, YUV422 10-bit, RAW12, RAW14, RAW16, RAW8, YUV420 8-bit, YUV422 8-bit, RGB888, RGB444, RGB555, RGB565
		16	RAW10, YUV420 10-bit, YUV422 10-bit, RAW12, RAW14, RAW16, RAW8, YUV420 8-bit, YUV422 8-bit, RGB888, RGB444, RGB555, RGB565
	4	8	RAW10, YUV420 10-bit, YUV422 10-bit, RAW12, RAW14, RAW16, RAW8, YUV420 8-bit, YUV422 8-bit, RGB888, RGB444, RGB555, RGB565
		16	RAW10, YUV420 10-bit, YUV422 10-bit, RAW12, RAW14, RAW16, RAW8, YUV420 8-bit, YUV422 8-bit, RGB888, RGB444, RGB555, RGB565

Number of Input Pixel Lanes	Number of Tx Lanes	Tx Gear	Data Type
2	1	8	RAW10, YUV420 10-bit, YUV422 10-bit, RAW12, RAW14, RAW16, RAW8, YUV420 8-bit, YUV422 8-bit, RGB888, RGB444, RGB555, RGB565
		16	RAW10, YUV420 10-bit, YUV422 10-bit, RAW12, RAW14, RAW16, RAW8, YUV420 8-bit, YUV422 8-bit, RGB888, RGB444, RGB555, RGB565
	2	8	RAW10, YUV420 10-bit, YUV422 10-bit, RAW12, RAW14, RAW16, RAW8, YUV420 8-bit, YUV422 8-bit, RGB888, RGB444, RGB555, RGB565
		16	RAW10, YUV420 10-bit, YUV422 10-bit, RAW12, RAW14, RAW16, RAW8, YUV420 8-bit, YUV422 8-bit, RGB888, RGB444, RGB555, RGB565
	4	8	RAW10, YUV420 10-bit, YUV422 10-bit, RAW12, RAW14, RAW16, RAW8, YUV420 8-bit, YUV422 8-bit, RGB888, RGB444, RGB555, RGB565
		16	RAW10, YUV420 10-bit, YUV422 10-bit, RAW12, RAW14, RAW16, RAW8, YUV420 8-bit, YUV422 8-bit, RGB888, RGB444, RGB555, RGB565
4	1	8	RAW10, YUV420 10-bit, YUV422 10-bit, RAW12, RAW14, RAW16, RAW8, YUV420 8-bit, YUV422 8-bit, RGB888, RGB444, RGB555, RGB565
		16	RAW10, YUV420 10-bit, YUV422 10-bit, RAW12, RAW14, RAW16, RAW8, YUV420 8-bit, YUV422 8-bit, RGB888, RGB444, RGB555, RGB565
	2	8	RAW10, YUV420 10-bit, YUV422 10-bit, RAW12, RAW14, RAW16, RAW8, YUV420 8-bit, YUV422 8-bit, RGB888, RGB444, RGB555, RGB565
		16	RAW10, YUV420 10-bit, YUV422 10-bit, RAW12, RAW14, RAW16, RAW8, YUV420 8-bit, YUV422 8-bit, RGB888, RGB444, RGB555, RGB565
	4	8	RAW10, YUV420 10-bit, YUV422 10-bit, RAW12, RAW14, RAW16, RAW8, YUV420 8-bit, YUV422 8-bit, RGB888, RGB444, RGB555, RGB565
		16	RAW10, YUV420 10-bit, YUV422 10-bit, RAW12, RAW14, RAW16, RAW8, YUV420 8-bit, YUV422 8-bit, RGB888, RGB444, RGB555, RGB565
6	4	8	RAW10, RAW12
8	4	16	RAW10, RAW12
10	4	16	RAW10, RAW12

4. Signal Description

Table 4.1. Pixel-to-Byte IP Signal Description

Port name	Type	Width	Clock Domain	Default Values	Description
Clocks and Resets					
rst_n_i	Input	1	—	—	Asynchronous active low system reset
byte_clk_i ¹	Input	1	byte_clk_i	80 MHz	Source clock for Byte Domain Interface
pix_clk_i ¹	Input	1	pix_clk_i	60 MHz	Source clock for Pixel Domain Interface
apb_presetn_i ²	Input	1	—	—	Asynchronous active low system reset for APB Interface
apb_pclk_i ^{1, 2}	Input	1	apb_pclk_i	—	Source clock for APB Interface
Pixel Domain Interface					
pix_data0_i	Input	PD_BUS_WIDTH ⁴	pix_clk_i	—	Input pixel data 0
pix_data1_i					Input pixel data 1
pix_data2_i					Input pixel data 2
pix_data3_i					Input pixel data 3
pix_data4_i ³					Input pixel data 4–9
pix_data5_i ³					
pix_data6_i ³					
pix_data7_i ³					
pix_data8_i ³					
pix_data9_i ³					
de_i ⁵	Input	1	pix_clk_i	—	Input data enable for parallel interface
hsync_i ⁵	Input	1	pix_clk_i	—	Input horizontal sync for parallel interface
vsync_i ⁵	Input	1	pix_clk_i	—	Input vertical sync for parallel interface
dvalid_i ⁶	Input	1	pix_clk_i	—	Input data enable for parallel interface
fv_i ⁶	Input	1	pix_clk_i	—	Input frame valid for parallel interface
lv_i ⁶	Input	1	pix_clk_i	—	Input line valid sync for parallel interface
Byte Domain Interface					
vsync_start_o ⁵	Output	1	byte_clk_i	0	Pulse signal used to indicate Vsync start
vsync_end_o ^{5, 7}	Output	1	byte_clk_i	0	Pulse signal used to indicate Vsync end
hsync_start_o ⁵	Output	1	byte_clk_i	0	Pulse signal used to indicate Hsync start
hsync_end_o ^{5, 7}	Output	1	byte_clk_i	0	Pulse signal used to indicate Hsync end
fv_start_o ⁶	Output	1	byte_clk_i	0	Pulse signal used to indicate frame start
fv_end_o ⁶	Output	1	byte_clk_i	0	Pulse signal used to indicate frame end
lv_start_o ^{6, 7}	Output	1	byte_clk_i	0	Pulse signal used to indicate line start
lv_end_o ^{6, 7}	Output	1	byte_clk_i	0	Pulse signal used to indicate line end
byte_en_o ⁸	Output	1	byte_clk_i	0	Indicates valid output byte data
byte_data_o ⁸	Output	NUM_TX_LANE × TX_GEAR ⁹	byte_clk_i	0	Valid output byte data
sp_en_o	Output	1	byte_clk_i	0	Pulse signal used to indicate the start of short packet signal transmission
lp_en_o	Output	1	byte_clk_i	0	Pulse signal used to indicate the start of pixel data long packet transmission
AXI4-Stream Receiver Interface					
axis_tvalid_i ¹⁰	Input	1	pix_clk_i	—	AXI4-Stream Receiver data valid
axis_tdata_i ¹⁰	Input	AXI_PIX_WIDTH ¹¹	pix_clk_i	—	AXI4-Stream Receiver data mapped from pixel data input from the Native Pixel Interface

Port name	Type	Width	Clock Domain	Default Values	Description
axis_tready_o ¹⁰	Output	1	pix_clk_i	—	AXI4-Stream Receiver ready. This is always asserted for the pixel data coming in. No backpressure is supported.
AXI4-Stream Transmitter Interface					
axim_tdata_o ^{12, 13}	Output	NUM_TX_LANE × TX_GEAR ⁹	axim_aclk_i	0	AXI4-Stream transmitter data. It is mapped from Native Byte Interface.
axim_tready_i ¹²	Input	1	axim_aclk_i	1	AXI4-Stream Transmitter ready signal. It is always set to 1 to read byte data once available. No backpressure is supported.
axim_tvalid_o ¹²	Output	1	axim_aclk_i	0	AXI4-Stream Transmitter data valid. A data is considered valid when the FIFO is not empty.
APB Interface					
apb_prdata_o ²	Output	32	apb_pclk_i	0	APB Receiver read data
apb_pready_o ²	Output	1	apb_pclk_i	0	APB Receiver ready signal
apb_pslverr_o ²	Output	1	apb_pclk_i	0	APB Receiver completer error
apb_paddr_i ²	Input	32	apb_pclk_i	—	APB Receiver address
apb_pwdata_i ²	Input	32	apb_pclk_i	—	APB Receiver write data
apb_penable_i ²	Input	1	apb_pclk_i	—	APB Receiver enable
apb_psel_i ²	Input	1	apb_pclk_i	—	APB Receiver completer select
apb_pwrite_i ²	Input	1	apb_pclk_i	—	APB Receiver completer write
Miscellaneous Interface					
c2d_ready_i	Input	1	byte_clk_i	—	Ready signal for transmit request
odd_line_o ¹⁴	Output	1	byte_clk_i	0	Indicates if current line is odd or even
data_type_o ^{8, 15}	Output	6	byte_clk_i	0	Indicates the data type based on MIPI DSI and CSI-2 Specifications
txfr_en_i	Input	1	byte_clk_i	—	Enable flag from outside the IP to indicate that byte data is ready to be sent out from Pixel-to-Byte IP
txfr_req_o	Output	1	byte_clk_i	0	When asserted, it indicates that valid data is received and IP is ready to process the data
vc_i ¹⁶	Input	2	pix_clk_i	—	Virtual Channel input
fifo_empty_o	Output	1	byte_clk_i	0	Indicates that the FIFO is empty
fifo_full_o	Output	1	pix_clk_i	0	Indicates that the FIFO is full
fifo_overflow_o	Output	1	pix_clk_i	0	Indicates that the FIFO overflows
fifo_underflow_o	Output	1	byte_clk_i	0	Indicates that the FIFO underflows
vc_o	Output	2	byte_clk_i	0	Virtual Channel output
wc_o ⁸	Output	16	byte_clk_i	WORD COUNT	Word count is a user-input value from GUI

Notes:

- The recommended clock frequency is:
 - For Avant Devices: 10 MHz – 250 MHz
 - For non-Avant devices: 10 MHz – 200 MHz
- Available only if APB Receiver Interface is enabled.
- Available only if the *Data Type* == RAW10, RAW12 and *Number of Tx Lanes* == 4.
- PD_BUS_WIDTH refers to the Pixel Data Bus Width and the value depends on selected *Data Type*:
 - 24-bit bus width – RGB888
 - 18-bit bus width – RGB666
 - 16-bit bus width – RAW16, RGB565
 - 15-bit bus width – RGB555
 - 14-bit bus width – RAW14

- 12-bit bus width – RAW12, RGB444
 - 10-bit bus width – RAW10, YUV420/422 10-bit
 - 8-bit bus width – RAW8, YUV420/422 8-bit
5. Available only if *Tx Interface == DSI*.
 6. Available only if *Tx Interface == CSI-2*.
 7. This signal is set to low when *Enable Line Valid Mask Signals == ON*.
 8. Available for Native Byte and APB Interfaces.
 9. NUM_TX_LANE refers to the *Number of Tx Lanes* in Byte Domain, and TX_GEAR refers to the *Tx Gear* in Byte Domain.
 10. Available only if AXI4-Stream Receiver Interface is enabled. When *TX Interface == CSI2*, you need to drive dvalid_i for Pixel-to-Byte IP version 1.9.2.
 11. AXI_PIX_WIDTH refers to the bus width of axis_tdata_i and its value is the product of *Number of Input Pixel Lanes* and *Pixel Data Bus Width* that is ceiled up to the next multiple of 8 value.
 12. Available only if AXI4-Stream Transmitter Interface is enabled.
 13. axim_tdata_o mapping:
 - axim_tdata_o [5: 0] – data_type_o
 - axim_tdata_o [21: 6] – wc_o
 - axim_tdata_o [NUM_TX_LANE*TX_GEAR+22 -1 : 22] – byte_data_o
 14. Available for YUV420 data types:
 - 0 – Output value for even line
 - 1 – Output value for odd line
 15. For this IP, the data_type_o has a reset/error value of 6'h3F. The rest of data_type_o values follow the MIPI DSI/CSI-2 Specifications.
 16. Available only if Native Pixel Interface is enabled.

5. Register Description

Registers listed are accessible through the APB Receiver Interface.

The following access type nomenclatures are used throughout the document:

- RW: Read-write
- RO: Read-only
- W1C: Write 1 to clear

5.1. Register Address Map

Table 5.1. Register Address Map

Address Offset	Name	Description	Access	Default
0x0000	REG0	FIFO Status Register	W1C	32'h0
0x0004	REG1	Virtual Channel/Word Count Status Register	RW/RO	32'h0/ <i>WORD COUNT</i>

5.2. REG0 Register

Table 5.2. REG0 Register

Field	Name	Description	Access	Default
[31:2]	rsvd	Reserved	RO	'h0
[1]	TX-FIFO Underflow	FIFO underflow indicator, from fifo_underflow_o port. Flag from this register indicates that read operation is done even when FIFO is empty.	W1C	1'b0
[0]	TX-FIFO Overflow	FIFO overflow indicator, from fifo_overflow_o port. Flag from this register indicates that write operation is done even when FIFO is full.	W1C	1'b0

5.3. REG1 Register

Table 5.3. REG1 Register

Field	Name	Description	Access	Default
[31:18]	rsvd	Reserved	RO	'h0
[17:2]	WC	Word Count. Stored value is equal to user input from GUI.	RO	<i>WORD COUNT</i>
[1:0]	VC	Virtual Channel	RW	1'b0

6. Designing with the IP

This section provides information on how to generate the IP Core using the Lattice Radiant software and how to run simulation and synthesis. For more details on the Lattice Radiant software, refer to the Lattice Radiant Software User Guide.

Note: The screenshots provided are for reference only. Details may vary depending on the version of the IP or software being used. If there have been no significant changes to the GUI, a screenshot may reflect an earlier version of the IP.

6.1. Generating and Instantiating the IP

You can use the Lattice Radiant software to generate IP modules and integrate them into the device's architecture. The steps below describe how to generate the Pixel-to-Byte Converter IP in the Lattice Radiant software.

To generate the Pixel-to-Byte Converter IP:

1. Create a new Lattice Radiant software project or open an existing project.
2. In the **IP Catalog** tab, double-click **Pixel-to-Byte Converter** under **IP, Audio_Video_and_Image_Processing** category. The **Module/IP Block Wizard** opens as shown in [Figure 6.1](#). Enter values in the **Component name** and the **Create in** fields and click **Next**.





Figure 6.1. Module/IP Block Wizard

- In the next **Module/IP Block Wizard** window, customize the selected Pixel-to-Byte Converter IP using drop-down lists and check boxes. [Figure 6.2](#) shows an example configuration of the Pixel-to-Byte Converter IP. For details on the configuration options, refer to the [IP Parameter Description](#) section.



Module/IP Block Wizard

Configure Component from IP pixel2byte Version 1.9.2
Set the following parameters to configure this component.

Diagram pixel2byte_0

The diagram shows a block labeled **pixel2byte_0** with the following ports:

- Inputs:** byte_clk_i, c2d_ready_i, dvalid_i, fv_i, lv_i, pix_clk_i, pix_data0_i[9:0], rst_n_i, txfr_en_i, vc_i[1:0]
- Outputs:** byte_data_o[7:0], byte_en_o, data_type_o[5:0], fifo_empty_o, fifo_full_o, fifo_overflow_o, fifo_underflow_o, fv_end_o, fv_start_o, lp_en_o, lv_end_o, lv_start_o, sp_en_o, txfr_req_o, vc_o[1:0], wc_o[15:0]

Configure pixel2byte_0:

Property	Value
General	
Data Type	RAW10
Pixel Interface	
Number of Input Pixel Lanes	1
Pixel Clock Frequency (MHz) [10 - 200]	60
Enable AXI4-Stream Receiver Interface	OFF
Receiver Data Rate (Mbps)	600
Byte Interface	
TX Interface	CSI2
DSI Mode	Non-Burst Pulses
Number of TX Lanes	1
TX Gear	8
Byte Clock Frequency (MHz) [10 - 200]	80
Enable AXI4-Stream Transmitter Interface	OFF
Transmitter Data Rate (Mbps)	640
Miscellaneous	
Enable APB Interface	OFF
Enable Handshake Signals	☒
Enable Line Valid Mask Signals	OFF
FIFO	
Word Count [5 - 65535]	5
Manual Adjust	☐
Read Delay [1 - 65535]	1
FIFO Depth [8 - 65536]	512

[User Guide](#)

No DRC issues are found.

< Back Generate Cancel

Figure 6.2. IP Configuration

- Click **Generate**. The **Check Generating Result** dialog box opens, showing design block messages and results as shown in Figure 6.3.




Figure 6.3. Generated Result

- Click **Finish**. All the generated files are placed under the directory paths in the **Create in** and the **Component name** fields shown in Figure 6.1.

6.1.1. Generated Files and File Structure

The generated Pixel-to-Byte Converter IP module package includes the closed-box (P2B_bb.v) and instance templates (P2B_tmpl.v/vhd) that can be used to instantiate the core in a top-level design.

An example RTL top-level reference source file (P2B.v) that can be used as an instantiation template for the module is also provided. You may also use this top-level reference as the starting template for the top-level for their complete design.

The generated files are listed in Table 6.1.

Note: The component name used in this example is *P2B* which is customizable based on your preference <Instance Name>.

Table 6.1. Generated File List

Attribute	Description
<Instance Name>.ipx	This file contains the information on the files associated to the generated IP.
<Instance Name>.cfg	This file contains the parameter values used in IP configuration.
component.xml	Contains the ipxact:component information of the IP.
design.xml	Documents the configuration parameters of the IP in IP-XACT 2014 format
rtl/<Instance Name>.v	This file provides an example RTL top file that instantiates the IP core.

Attribute	Description
rtl/<Instance Name>_bb.v	This file provides the synthesis closed-box.
misc/<Instance Name>_tpl.v misc/<Instance Name>_tpl.vhd	These files provide instance templates for the IP core.
eval/constraint.pdc	This file provides information on how to constrain the IP.

6.2. Design Implementation

Completing your design includes additional steps to specify analog properties, pin assignments, and timing and physical constraints. You can add and edit the constraints using the Device Constraint Editor or by manually creating a PDC File.

Post-Synthesis constraint files (.pdc) contain both timing and non-timing constraint.pdc source files for storing logical timing/physical constraints. Constraints that are added using the Device Constraint Editor are saved to the active .pdc file. The active post-synthesis design constraint file is then used as input for post-synthesis processes.

Refer to the relevant sections in the Lattice Radiant Software User Guide for more information on how to create or edit constraints and how to use the Device Constraint Editor.

6.3. Constraining the IP

To ensure that the design meets its desired performance goals on the FPGA, you need to provide proper timing and physical design constraints. The content of the following IP constraint file can be added to the user design constraints:

```
<IP Instance_Path>/<IP Instance_Name>/eval/constraint.pdc
```

The above constraint file has been verified during IP evaluation with the IP instantiated directly in the top-level module. It can be modified but modifications should be made with thorough understanding of the effect of each constraint. Below are the steps on how to properly constrain the IP:

1. Copy the contents of constraint.pdc to the top-level design constraint for post-synthesis.
2. Modify the period for the *create_clock* constraints according to the desired value to be used in the IP.
3. Uncomment the *set_clock_groups* constraint only when the two clocks are asynchronous of each other.

Refer to the [Lattice Radiant Timing Constraints Methodology \(FPGA-AN-02059\)](#) for details on how to constraint your design.




Figure 6.4. Adding Constraint

The example below shows the IP timing constraints generated for the Pixel-to-Byte Converter Module IP:

```
# ----- GENERAL NOTES -----#
## This post-synthesis constraint file is generated in LDC format and is compatible with
## Radiant SW. Note that "IP_INST" is a reserved keyword. This should be used as prefix of
## the variables used in the file.

# ----- SETTINGS -----#
Pixeset IP_INST_BYTECLK_PERIOD [expr{double(round(1000000/$IP_INST_BYTE_CLK_FREQ))/1000}]
set IP_INST_PIXELCLK_PERIOD [expr{double(round(1000000/$IP_INST_PIX_CLK_FREQ))/1000}]
set IP_INST_APB_PERIOD 4

## ----- CLOCKS ----- ##
# -- PIXEL CLOCK -- #
create_clock -name {pix_clk_i} -period $IP_INST_PIXELCLK_PERIOD [get_ports pix_clk_i]
# -- BYTE CLOCK -- #
create_clock -name {byte_clk_i} -period $IP_INST_BYTECLK_PERIOD [get_ports byte_clk_i]
# -- APB CLOCK --#
create_clock -name {apb_pclk_i} -period $IP_INST_APB_PERIOD [get_ports apb_pclk_i]
```

Figure 6.5. Timing Constraints

6.4. Running Functional Simulation

6.4.1. Setting Up Test Bench

To set up testbench parameters:

The directory structure of the testbench is shown in [Figure 6.6](#).




Figure 6.6. Testbench Directory Structure

The Pixel to Byte Converter IP for Radiant has a default testbench parameter file located in `<ip_instance_path>/testbench/tb_include/tb_params.vh` where the testcases and input frame parameter values to be used by the testbench can be set.

6.4.2. Running Simulation

You can run functional simulation after the IP is generated. To run functional simulation:

1. Click the  button located on the **Toolbar** to initiate the **Simulation Wizard** shown in [Figure 6.7](#).




Figure 6.7. Simulation Wizard

- Click **Next** to open the **Add and Reorder Source** window as shown in Figure 6.8.




Figure 6.8. Add and Reorder Source

- Add the *tb_top.v* file from the testbench directory. Refer to the [Setting Up Test Bench](#) section for the testbench setup details.
- Click **Next**. The **Summary** window is shown.
- Click **Finish** to run the simulation. The waveform in Figure 6.9 shows an example of the simulation result.




Figure 6.9. Simulation Wizard

Notes:

- It is necessary to follow the procedure above until it is fully automated in the Lattice Radiant Software Suite.
- When simulation finishes successfully, *Simulation Passed/Failed* is displayed in the terminal.

6.4.3. Simulation Results

From the simulation waveforms, all signals for both input and output should be shown. In the transcript terminal, it shows information of how many pixels and blanking are being sent. Below is the sample display of the terminal.

```
# 0 TEST START
#
# No. of lines :          5
#
# Pixels per line :       1920
#
# HSYNC frontporch :      88
#
# HSYNC pulse width :     44
#
# HSYNC backporch :       148
#
# VSYNC frontporch :       4
#
# VSYNC pulse width :      5
#
# VSYNC backporch :       36
#
# Starting DSI drive task
# Starting drive_vsync_pulse_hsync...
# Done with drive_vsync_pulse_hsync...
# Starting drive_vbackporch_hsync...
# Done with drive_vbackporch_hsync...
# Starting drive_pixel_data...
# Sending line #:         1
# Sending line #:         2
# Sending line #:         3
# Sending line #:         4
# Sending line #:         5
# Done drive_pixel_data...
# Starting drive_vfrontporch_hsync...
# Done with drive_vfrontporch_hsync...
# Starting DSI drive task
# Starting drive_vsync_pulse_hsync...
# Done with drive_vsync_pulse_hsync...
# Starting drive_vbackporch_hsync...
# Done with drive_vbackporch_hsync...
# Starting drive_pixel_data...
# Sending line #:         1
# Sending line #:         2
# Sending line #:         3
# Sending line #:         4
# Sending line #:         5
# Done drive_pixel_data...
# Starting drive_vfrontporch_hsync...
# Done with drive_vfrontporch_hsync...
# Starting DSI drive task
# Starting drive_vsync_pulse_hsync...
# Done with drive_vsync_pulse_hsync...
# Starting drive_vbackporch_hsync...
# Done with drive_vbackporch_hsync...
# Starting drive_pixel_data...
# Sending line #:         1
# Sending line #:         2
# Sending line #:         3
# Sending line #:         4
# Sending line #:         5
# Done drive_pixel_data...
# Starting drive_vfrontporch_hsync...
# Done with drive_vfrontporch_hsync...
#
# -----
# #### DATA COMPARISON IS STARTED ####
# -----
#
# NO WARNINGS
# Test fail count : 0
#
# -----
# ----- SIMULATION PASSED -----
# -----
# 41759000000000 TEST END
```

Figure 6.10. Transcript Terminal

7. Design Considerations

- To ensure accurate pixel-to-byte conversion for RAW10 and RAW12 data types with input pixel lanes of 6, 8, and 10, adhere to the following guidelines:
 - Transmitter Data Rate* must equal *Receiver Data Rate*.
 - The equivalent number of active pixels of the word count must be divisible by the *Number of Input Pixel Lanes*.
Example: If *Number of Input Pixel Lanes* == 6, active pixels must be divisible by 6.
 - The equivalent total number of expected output bytes of the word count must be divisible by the $(\text{Number of Tx Lanes} \times \text{Tx Gear}) \div 8$.
Example: If *Number of Tx Lanes* == 4, *Tx Gear* == 8, the output byte must be divisible by 4.
Example Configuration:
 - Data Type* == RAW10
 - Number of Input Pixel Lanes* == 6
 - Number of Tx Lanes* == 4
 - Tx Gear* == 8
 Valid word count: 240 bytes (satisfies divisibility by 6 and 4)
 - Total active bits: $240 \times 8 = 1920$ bits
 - Active pixels = $1920 \div 10 = 192$ pixels (divisible by 6)
 - Expected output bytes = 240 bytes (divisible by 4)
- FIFO Depth of 512 cannot support a large $(T_{lpx} + T_{hs-prepare} + T_{hs-zero})$ value.
If you need to set a larger $(T_{lpx} + T_{hs-prepare} + T_{hs-zero})$ value, then you have to check *Manual Adjust* in the GUI and increase the *FIFO Depth* according to the following formula:

$$((T_{lpx} + T_{hs-prepare} + T_{hs-zero}) / (1/\text{Byte Clock Frequency})) < (\text{adjusted FIFO Depth} - 5)$$
- Make sure the new pixel data transmissions do not overlap with ongoing byte transmissions. This may be done by increasing the blanking period in between lines and frames or increasing the *Word Count* value. For more details see the [Timing Specifications](#) section for more information.
- When the Word Count value is very low, the pixel data written into the FIFO may be insufficient for correct byte data transmission. To avoid this scenario, increasing the blanking period can help ensure that long packets are not dropped.
- Pixel-to-Byte IP only supports handshaking with the Lattice CSI-2/DSI D-PHY Transmitter IP when using either the Soft or Hard D-PHY configuration with CIL Bypass option enabled. For handshaking with the CIL bypass option disabled, refer to the [Handshaking Timing Specifications](#) section.

Appendix A. Resource Utilization

The following tables show the details about the device, tools used, and resource utilization for a certain IP configuration.

Table A.1. CertusPro-NX Device and Tool Tested

Test Parameter	Value
Software Version	Lattice Radiant software 2025.2
Device Used	LFCPNX-100-7ASG256C
Performance Grade	7_High-Performance_1.0V
Synthesis Tool	Synplify Pro, October 2025

Table A.2. Resource Utilization on CertusPro-NX Device

Configuration	Pixel/Byte Interface	Register Interface	pix_clk Fmax (MHz)	byte_clk Fmax (MHz)	LUTs	Slice Registers	sysMEM EBRs	Programmable I/O
Default	Native	Off	200	173	227	182	1	57
DSI, RGB666, Number of TX Lanes=2, Others=Default	AXI4-Stream	APB	200	146	469	316	1	125
CSI-2, RGB888, Number of TX Lanes 4, Others=Default	Native	Off	200	173	321	312	3	95
CSI-2, RAW8, Number of TX Lanes=4, Others=Default	AXI4-Stream	APB	200	200	382	335	2	131
DSI, RGB888, Number of TX Lanes=4, TX Gear=16, Others=Default	Native	Off	200	170	427	483	6	127
CSI-2, RGB888, Number of TX Lanes=2, TX Gear=16, Others=Default	AXI4-Stream	APB	200	174	486	421	3	147
CSI-2, RAW10, Number of TX Lanes=2, Number of Input Pixel Lanes=2, Others=Default	Native	Off	200	153	286	225	2	75
CSI-2, RAW14, Number of TX Lanes=4, Number of Input Pixel Lanes=2, TX Gear=16, Others=Default	AXI4-Stream	APB	200	146	937	777	7	183

Notes:

1. The *distributed RAM* utilization is accounted for in the total LUT4s utilization. The actual LUT4 utilization is distributed among *logic*, *distributed RAM*, and *ripple logic*.
2. For more information regarding a specific configuration, generate the IP, run synthesis, and run Map. Check the Map reports for resource utilization. Number may vary when using a different software version or targeting a different device density, synthesis tool, or speed grade. For better Static Timing Analysis performance, you are recommended to run multiple iterations of Place and Route and/or set Optimization Goal to Timing in the *Strategy* section of the software tool.

References

- [Pixel-to-Byte Converter IP Release Notes \(FPGA-RN-02020\)](#)
- [Lattice Radiant Timing Constraints Methodology \(FPGA-AN-02059\)](#)
- [Avant-E](#) web page
- [Avant-G](#) web page
- [Avant-X](#) web page
- [Certus-N2](#) web page
- [Certus-NX](#) web page
- [CertusPro-NX](#) web page
- [CrossLink-NX](#) web page
- [MachXO5-NX](#) web page
- [Lattice Radiant](#) web page
- [Pixel to Byte Converter IP Core](#) web page
- [Lattice Solutions IP Cores](#) web page
- [Lattice Solutions Reference Designs](#) web page
- [Lattice Insights](#) web page for Lattice Semiconductor training courses and learning plans

Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport.

For frequently asked questions, refer to the Lattice Answer Database at www.latticesemi.com/Support/AnswerDatabase.

Revision History

Note: In some instances, the IP may be updated without changes to the user guide. The user guide may reflect an earlier IP version but remains fully compatible with the later IP version. Refer to the IP Release Notes for the latest updates.

Document Revision 2.1, IP v1.9.2, December 2025

Section	Change Summary
All	- Updated the IP version on the cover page. - Added a note on the IP version in the <i>Quick Facts</i> and <i>Revision History</i> sections. - Made editorial fixes.
Abbreviations in This Document	Added <i>CPI</i> .
Introduction	- Updated Lattice Implementation in Table 1.1. Quick Facts. - Added the IP Support Summary and Hardware Support sections. - Removed the <i>IP Validation Summary</i> section. - Updated the Licensing and Ordering Information section and removed the <i>Ordering Part Number</i> section. - Added the Attribute Names section.
Functional Description	- Updated descriptions in the following sections: IP architecture Overview Byte-side Native Interface AXI4 – Stream Receiver Interface - Added the Operational Timing Specifications and Handshaking Timing Specifications subsection titles. - Updated Figure 2.3. Checking of Valid Byte Data with Misaligned Word Count, Figure 2.19. Handshake Signals Timing Diagram and Figure 2.22. Handshake Timing Diagram for Long Packet. - Added steps to perform handshaking with the CSI-2/DSI D-PHY Transmitter IP in CIL Enabled mode to the Handshaking Timing Specifications section.
IP Parameter Description	- Added footnote 6 to Table 3.1. General Attributes. - Updated the table headers for Table 3.3. Supported Configurations for DSI and Table 3.4. Supported Configurations for CSI-2: - From <i>D-PHY Tx Lanes</i> to <i>Number of Tx Lanes</i>. - From <i>Tx Gearing</i> to <i>Tx Gear</i>.
Signal Description	Updated footnote 10 of Table 4.1. Pixel-to-Byte IP Signal Description .
Register Description	Replaced <i>APB Completer</i> with <i>APB Receiver</i> in the Register Description section.
Designing with the IP	- Added a note on screenshots in this section. - Updated Figure 6.1. Module/IP Block Wizard – Figure 6.3. Generated Result.
Design Considerations	- Added a description for handshaking with the CIL bypass option disabled. - Removed <i>version 1.9.1</i>.
Appendix A. Resource Utilization	Updated resource utilizations for the Lattice Radiant software version 2025.2.
References	Added the <i>Lattice Solutions Reference Designs</i> web page.

Document Revision 2.0, IP v1.9.1, June 2025

Section	Change Summary
All	- Updated the IP version information on the cover page. - Made editorial fixes.
Abbreviations in This Document	Added <i>EBR</i> , <i>I/O</i> , <i>RAM</i> , <i>RGB</i> , <i>RTL</i> , <i>Rx</i> , and <i>Tx</i> .
Introduction	- Updated the description in the Overview of the IP section. - Updated Table 1.1. Quick Facts, Table 1.2. Ordering Part Number, and Table 1.3. IP Validation Level.
Functional Description	Updated the Clocking section.

Section	Change Summary
	Added a caption for Table 2.5. Reset Signal.
Designing with the IP	Updated Figure 6.1. Module/IP Block Wizard, Figure 6.2. IP Configuration, and Figure 6.3. Generated Result.
Design Considerations	Updated this section.
Appendix A. Resource Utilization	Updated the resource utilization for the Lattice Radiant software version 2025.1.

Document Revision 1.9, IP v1.9.0, December 2024

Section	Change Summary
All	- Added the IP version information on the cover page. - Made editorial fixes.
Introduction	- Added the <i>Certus-N2</i> family device support to the Overview of the IP section. - Updated Table 1.1. Quick Facts and Table 1.3. IP Validation Level. - Added the <i>Certus-N2</i> OPNs to Table 1.2. Ordering Part Number.
Designing with the IP	Updated Figure 6.1. Module/IP Block Wizard, Figure 6.2. IP Configuration, and Figure 6.3. Generated Result in the Generating and Instantiating the IP section.
References	Added the <i>Pixel-to-Byte Converter IP Release Notes (FPGA-RN-02020)</i> and <i>Certus-N2</i> web page.

Document Revision 1.8, June 2024

Section	Change Summary
All	- Removed <i>Core</i> from the document title. - Made editorial fixes.
Abbreviations in This Document	- Replaced <i>acronyms</i> with <i>abbreviations</i> in this section. - Added the following abbreviations: <i>Advance Peripheral Bus (APB)</i> <i>Advance eXtensible Interface (AXI)</i> <i>First In, First Out (FIFO)</i> <i>Graphical User Interface (GUI)</i> <i>Intellectual Property (IP)</i> <i>Least Significant Bit (LSB)</i> <i>Look-Up Table (LUT)</i> <i>Mobile Industry Processor Interface (MIPI)</i> <i>Read Only (RO)</i> <i>Read and Write (RW)</i> <i>Write 1 to Clear (W1C)</i>
Introduction	- Added <i>IP Core v1.7.x</i> to Table 1.1. Quick Facts. - Updated the Supported Features section: - Added <i>Features</i> to the section title. - Added <i>RGB444</i>, <i>RGB555</i>, and <i>RGB565</i> data types. - Added <i>AXI4 Streaming interface</i> and <i>APB interface</i> features. - Removed information on <i>crop pixel data</i> in the Unsupported Features section. - Added <i>Bundled Ordering Part Number</i> in Table 1.2. Ordering Part Number. - Updated the <i>Device Used</i>, <i>IP Version</i>, and <i>Software Version</i> in Table 1.3. IP Validation Level.
Functional Description	- Updated Figure 2.1. Pixel-to-Byte Converter IP Functional Diagram and its descriptions. - Renamed instances of <i>Pixel-to-Byte Wrapper Module</i> to <i>Pixel2Byte Core Module</i>. - Added Figure 2.2. Ports of Pixel-to-Byte for Pixel/Byte Native Interface and its descriptions. - Updated the descriptions in the Pixel-side Native Interface and Byte-side Native Interface sections. - Added the following sections and updated the header numbers of remaining sections accordingly:

Section	Change Summary
	• AXI4 – Stream Receiver Interface • AXI4 – Stream Transmitter Interface • APB Receiver Interface • Renamed the previous <i>Pixel-to-Byte Wrapper Module</i> section to <i>Pixel-to-Byte Core Module</i>. • Replaced the previous <i>Pixel2Byte Module</i> subsection with a new FIFO and FIFO Computations and Considerations subsections. • Updated the contents of the following sections: • Synchronizer • Clocking • Timing Specifications • Updated Figure 2.9. Display Parallel Input Interface Timing Diagram (DSI) and Figure 2.10. Camera Sensor Parallel Input Interface Timing Diagram (CSI-2). • Removed the previous <i>Figure 2.13. Handshake Signals Timing Diagram</i> and its descriptions. • Added Figure 2.19. Handshake Signals Timing Diagram – Figure 2.22. Handshake Timing Diagram for Long Packet and their descriptions.
IP Parameter Description	• Updated Table 3.1. General Attributes: • Added table notes. • Updated the <i>Selectable Values</i>, <i>default value</i>, and <i>Dependency on Other Attributes</i> of the <i>Data Type</i> attribute. • Added the following attributes: • <i>Pixel Clock Frequency (MHz)</i> • <i>Enable AXI4-Stream Receiver Interface</i> • <i>Receiver Data Rate (Mb/s)</i> • <i>Byte Clock Frequency (MHz)</i> • <i>Enable AXI4-Stream Transmitter Interface</i> • <i>Transmitter Data Rate (Mb/s)</i> • <i>Enable APB Interface</i> • <i>Enable Line Valid Mask Signals</i> • <i>Word Count</i> • <i>Manual Adjust</i> • <i>Read Delay [1 – 65535]</i> • <i>FIFO Depth [8-65536]</i> • Added Table 3.2. Byte Count Restriction and updated the header numbers of remaining tables accordingly. • Updated <i>Supported Configurations for DSI for 4 Input Pixel Lanes</i> in Table 3.3. Supported Configurations for DSI. • Updated Table 3.4. Supported Configurations for CSI-2: • Added <i>RGB444</i>, <i>RGB555</i>, and <i>RGB565</i> data types for the following data: • <i>1 Input Pixel Lane</i> • <i>2 Input Pixel Lane – 4 D-PHY Tx Lanes – 16 Tx Gearing</i> • Updated <i>D-PHY Tx Lanes</i>, <i>Tx Gearing</i>, and <i>Data Type</i> for <i>4 Input Pixel Lanes</i>.
Signal Description	Replaced all previous tables in this section with Table 4.1. Pixel-to-Byte IP Signal Description.
Register Description	Added this section and updated the header numbers of remaining sections accordingly.
Designing with the IP	• Updated the following figures: • Figure 6.1. Module/IP Block Wizard • Figure 6.2. IP Configuration • Figure 6.3. Generated Result • Figure 6.7. Simulation Wizard • Changed the term <i>black box</i> to <i>closed-box</i> in the Generated Files and File Structure section. • Removed previous <i>Table 5.2. Testbench Parameters</i> and its related information in the Setting Up Test Bench section.

Section	Change Summary
Design Considerations	Updated this section.
References	Added references to <i>MachXO5-NX</i> and <i>Lattice Solutions IP Cores</i> web pages.

Document Revision 1.7, December 2023

Section	Change Summary
All	- Updated the document title from Pixel-to-Byte Converter IP Core – Lattice Radiant Software to Pixel-to-Byte-Converter IP Core. - Reworked the document structure for clarity by re-arranging section and subsections.
Introduction	- Reworked section contents. - Reworked old Section 4 – Ordering Part Number and converted to Subsection 1.4 Licensing and Ordering Information. - Added IP Validation Summary subsection. - Added Minimum Device Requirements subsection. - Reworked old Subsection 1.3 Conventions and renamed to Subsection 1.7 Naming Conventions.
Functional Description	- Added the User Interface subsection. - Reworked section contents.
IP Parameter Description	Reworked old Subsection 2.3 – Attributes Summary, and moved under this main section.
Signal Description	Reworked old Subsection 2.2 – Signal Description, and converted it to this main section
Designing with the IP	- Reworked old Section 3 – IP Generation, Simulation and Validation, and converted it to this main section. - Reworked old Subsection 3.2 – Running Functional Simulation and moved to this main section. - Reworked old Subsection 3.3 - Constraining the IP and moved to this main section
Design Considerations	Added this section.

Document Revision 1.6, December 2023

Section	Change Summary
Disclaimers	Updated the Disclaimers language.
Inclusive Language	Added this section.
Introduction	Updated Table 1.1. Quick Facts. Added Avant-AT-G and Avant-AT-X devices in Supported FPGA Families.
Functional Description	- Updated Figure 2.1 contents - Signal Description subsection - Updated Table 2.1. Pixel-to-Byte Converter IP Ports. - Removed AXI Slave Interface. - Removed AXI Master Interface. - Removed APB Interface. - Attributes Summary subsection - Updated Table 2.2. Supported Configurations - Updated Table 2.3, changed the default value of the Byte Interface to <i>DSI</i> - Removed Table 2.4. Word Count Restriction Removed data type : RGB444, RGB555 and RGB565 from Table 2.2. - Modules Description subsection - Removed sections 2.4.3. AXI4 Stream Slave, 2.4.4. AXI4 Stream Master, and 2.4.5. APB Slave - Timing Specifications subsection - Updated the following signals: - fv to fv_i

Section	Change Summary
	- lv to lv_i - dvalid to dvalid_i - hsync to hsync_i - vsync to vsync_i - de to de_i
IP Generation, Simulation, and Validation	- Updated Figure 3.1. Configure Block of Pixel-to-Byte Converter.. - Updated Section 3.3. Constraining the IP. - Updated Figure 3.4. Simulation Wizard.. - Updated Figure 3.5. Adding and Reordering Source.. - Updated the steps to run Verilog simulation. Added step 5 and Figure 3.6 and Figure 3.7. - Changed Lattice Avant to <i>Lattice devices</i> under subsection 3.4 IP Evaluation.
Ordering Part Number	- Applied the latest OPN. - Added Ordering Part Numbers (OPN) for Avant-AT-G and Avant-AT-X devices.
Appendix A. Resource Utilization	- Updated Table A.1. Device and Tool Tested (LAV-AT E70) - Added Table A.2. Resource Utilization using LAV-AT-E70 - Added Table A.3. Device and Tool Tested (LAV-AT G70) - Added Table A.4. Resource Utilization using LAV-AT-G70..
References	Updated section contents.

Document Revision 1.5, December 2022

Section	Change Summary
Introduction	- Updated Table 1.1. Quick Facts. - Revised Supported FPGA Families - Revised Targeted Devices
Functional Description	- Updated Table 2.2. Supported Configurations and Table 2.3. Attributes Table. Added Table 2.4 Word Counr Restriction. - Updated Section 2.4.1. Clock, Rest and Initialization.
IP Generation, Simulation, and Validation	- Updated the title of the Section 3. - Deleted Licensing the IP Section. - Updated Figure 3.1. Configure Block of Pixel-to-Byte Converter. - Updated the title of Section 3.1 from Generation and Synthesis to Generating the IP. - Updated the title of Section 3.2 Functional Simulation to Running Functional Simulation. - Updated Section 3.3. Constraining the IP. - Added Section 3.4. IP Evaluation.
Ordering Part Number	Added Avant-E part numbers.
Appendix A. Resource Utilization	Updated Table A.1. Device and Tool and Table A.2. Resource Utilization.
References	Added Avant webpage link in References section.

Document Revision 1.4, June 2021

Section	Change Summary
Introduction	- Removed <i>This document is for Pixel-to-Byte Converter IP design version 1.1.</i> Added CertusPro-NX in first paragraph. - Updated Table 1.1. Quick Facts. - Revised Supported FPGA Families - Revised Targeted Devices - Revised Lattice Implementation to IP Core v1.3.x - Lattice Radiant software 3.0.

Section	Change Summary
Functional Description	- Updated pix_data1_i1 description in Table 2.1. Pixel-to-Byte Converter IP Ports. - Updates values in Table 2.2. Supported Configurations.
IP Generation and Evaluation	Updated Figure 3.1. Configure Block of Pixel-to-Byte Converter.
Ordering Part Number	Added part numbers.
Appendix A. Resource Utilization	Updated Table A.2. Resource Utilization.
Appendix B. Limitation	Removed this section.
References	Added reference to the CertusPro-NX web page.

Document Revision 1.3, December 2020

Section	Change Summary
Introduction	- Updated Table 1.1. Modified Lattice Implementation details. - Added RAW14 and RAW16 to supported video formats.
Functional Description	Updated Table 2.2 and Table 2.3 in Attributes Summary.
IP Generation and Evaluation	Updated Figure 3.1.
Appendix A. Resource Utilization	Removed reference to Lattice Radiant software web page.
References	Updated this section. Added references to product web pages.
All	Updated Lattice Radiant Software User Guide references.

Document Revision 1.2, August 2020

Section	Change Summary
Introduction	Updated Table 1.1.
Functional Description	- Updated Table 2.1 and Table 2.3 in Attributes Summary - Updated Figure 2.14.
IP Generation and Evaluation	- Updated figures in this section. - Added Required Post-Synthesis Constraints section.
Appendix A. Resource Utilization	- Updated section content. - Added Table A.2.
Appendix B. Limitations	Added this section.

Document Revision 1.1, February 2020

Section	Change Summary
Introduction	Updated Table 1.1 and added Data Ordering and Data Types section.
Functional Description	Updated Table 2.3 in Attributes Summary.
IP Generation and Evaluation	Updated Figure 3.4 in Functional Simulation.
Appendix A. Resource Utilization	Updated Table A.1.

Document Revision 1.0, December 2019

Section	Change Summary
All	Initial release



www.latticesemi.com